DSPIC30F0010AT-30ESLASHS datasheet(3/236 Pages) MICROCHIP

3 / 236 page

DS70150C-page 1

dsPIC30F6010A/6015

High-Performance Modified RISC CPU:

• Modified Harvard architecture

• C compiler optimized instruction set architecture

with flexible Addressing modes

• 83 base instructions

• 24-bit wide instructions, 16-bit wide data path

• 144 Kbytes on-chip Flash program space

(Instruction words)

• 8 Kbytes of on-chip data RAM

• 4 Kbytes of nonvolatile data EEPROM

• Up to 30 MIPS operation:

- DC to 40 MHz external clock input

- 4 MHz-10 MHz oscillator input with

PLL active (4x, 8x, 16x)

- 7.37 MHz internal RC with PLL active

(4x, 8x, 16x)

• 44 interrupt sources:

- 5 external interrupt sources

- 8 user selectable priority levels for each

interrupt source

- 4 processor trap sources

• 16 x 16-bit working register array

DSP Engine Features:

• Dual data fetch

• Accumulator write-back for DSP operations

• Modulo and Bit-Reversed Addressing modes

• Two, 40-bit wide accumulators with optional

saturation logic

• 17-bit x 17-bit single-cycle hardware fractional/

integer multiplier

• All DSP instructions single cycle

• ±16-bit single-cycle shift

Peripheral Features:

• High-current sink/source I/O pins: 25 mA/25 mA

•Timer module with programmable prescaler:

- Five 16-bit timers/counters; optionally pair

16-bit timers into 32-bit timer modules

• 16-bit Capture input functions

• 16-bit Compare/PWM output functions

•3-wire SPI modules (supports 4 Frame modes)

•I2CTM module supports Multi-Master/Slave mode

and 7-bit/10-bit addressing

• 2 UART modules with FIFO Buffers

• 2 CAN modules, 2.0B compliant (dsPIC306010A)

• 1 CAN module, 2.0B compliant (dsPIC306015)

Motor Control PWM Module Features:

• 8 PWM output channels:

- Complementary or Independent Output

modes

- Edge and Center-Aligned modes

• 4 duty cycle generators

• Dedicated time base

• Programmable output polarity

• Dead-Time control for Complementary mode

• Manual output control

• Trigger for A/D conversions

Quadrature Encoder Interface Module

Features:

• Phase A, Phase B and Index Pulse input

• 16-bit up/down position counter

• Count direction status

• Position Measurement (x2 and x4) mode

• Programmable digital noise filters on inputs

• Alternate 16-bit Timer/Counter mode

• Interrupt on position counter rollover/underflow

Note: This data sheet summarizes features of this

group of dsPIC30F devices and is not intended to be

a complete reference source. For more information

on the CPU, peripherals, register descriptions and

general device functionality, refer to the “dsPIC30F

Family Reference Manual” (DS70046). For more

information on the device instruction set and pro-

gramming, refer to the “dsPIC30F/33F Programmers

Reference Manual” (DS70157).

dsPIC30F6010A/6015 Enhanced Flash

16-bit Digital Signal Controller (DSC)

DSPIC30F0010AT-30E/S 数据表(PDF) 3 Page - Microchip Technology

DSPIC30F0010AT-30E/S 数据表(HTML) 3 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载