| 数据搜索系统,热门电子元器件搜索 |
|
AD2S83IPZ 数据表(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD2S83IPZ 数据表(HTML) 3 Page - Analog Devices |
|
3 / 19 page ![]() Parameter Conditions Min Typ Max Unit COMPLEMENT Internally Pulled High via 100 k Ω to +VS. Logic LO to Activate; No Connect for Normal Operation DATA LOAD Sense Internally Pulled High via 100 k Ω 150 300 ns to +VS. Logic LO Allows Data to be Loaded into the Counters from the Data Lines BUSY 6, 7 Sense Logic HI When Position O/P Changing Width 150 350 ns Load Use Additional Pull-Up (See Figure 2) 1 LSTTL DIRECTION 6 Sense Logic HI Counting Up Logic LO Counting Down Max Load 3 LSTTL RIPPLE CLOCK 6 Sense Logic HI All 1s to All 0s All 0s to All 1s Width Dependent on Input Velocity 300 ns Reset Before Next Busy Load 3 LSTTL DIGITAL INPUTS Input High Voltage, VIH INHIBIT, ENABLE 2.0 V DB1–DB16, Byte Select ±V S = ±11.4 V, V L = 5.0 V Input Low Voltage, VIL INHIBIT, ENABLE 0.8 V DB1–DB16, Byte Select ±V S = ±12.6 V, V L = 5.0 V DIGITAL INPUTS Input High Current, IIH INHIBIT, ENABLE 100 µA DB1–DB16 ±V S = ±12.6 V, V L = 5.5 V Input Low Current, IIL INHIBIT, ENABLE 100 µA DB1–DB16, Byte Select ±V S = ±12.6 V, V L = 5.5 V DIGITAL INPUTS Low Voltage, VIL ENABLE = HI 1.0 V SC1, SC2, DATA LOAD ±V S = ±12.0 V, V L = 5.0 V Low Current, IIL ENABLE = HI –400 µA SC1, SC2, DATA LOAD ±V S = ±12.0 V, V L = 5.0 V DIGITAL OUTPUTS High Voltage, VOH DB1–DB16 2.4 V RIPPLE CLK, DIR ±V S = ±12.0 V, V L = 4.5 V IOH = 100 µA Low Voltage, VOL DB1–DB16 0.4 V RIPPLE CLK, DIR ±V S = ±12.0 V, V L = 5.5 V IOL = 1.2 mA NOTES 1Angular accuracy is not guaranteed <50 Hz reference frequency. 2Linearity derates from 500 kHz–1000 kHz @ 0.0017%/kHz. 3Refer to Definition of Linearity, “The AD2S83 as a Silicon Tachogenerator.” 4Worst case reversion error at temperature extremes. 5Velocity output offset dependent on value for R6. 6Refer to timing diagram. 7Busy pulse guaranteed up to a VCO rate of 900 kHz. All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test. Specifications subject to change without notice. AD2S83 –3– REV. E |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |