FG256 datasheet(90/162 Pages) MICROSEMI

90 / 162 page

ProASIC3E DC and Switching Characteristics

2-76

Revision 13

Table 2-100 • RAM512X18

Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter

Description

–2

–1

Std. Units

tAS

Address setup time

0.25 0.28 0.33

tAH

Address hold time

0.00 0.00 0.00

tENS

REN, WEN setup time

0.18 0.20 0.24

tENH

REN, WEN hold time

0.06 0.07 0.08

tDS

Input data (WD) setup time

0.18 0.21 0.25

tDH

Input data (WD) hold time

0.00 0.00 0.00

tCKQ1

Clock High to new data valid on RD (output retained)

2.16 2.46 2.89

tCKQ2

Clock High to new data valid on RD (pipelined)

0.90 1.02 1.20

tC2CRWH1

Address collision clk-to-clk delay for reliable read access after write on same

address—Applicable to Opening Edge

0.50 0.43 0.38

tC2CWRH1

Address collision clk-to-clk delay for reliable write access after read on same

address— Applicable to Opening Edge

0.59 0.50 0.44

tRSTBQ

RESET Low to data out Low on RD (flow-through)

0.92 1.05 1.23

RESET Low to data out Low on RD (pipelined)

0.92 1.05 1.23

tREMRSTB

RESET removal

0.29 0.33 0.38

tRECRSTB

RESET recovery

1.50 1.71 2.01

tMPWRSTB

RESET minimum pulse width

0.21 0.24 0.29

tCYC

Clock cycle time

3.23 3.68 4.32

FMAX

Maximum frequency

310

272

231

MHz

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-

Based cSoCs and FPGAs.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

FG256 数据表(PDF) 90 Page - Microsemi Corporation

FG256 数据表(HTML) 90 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载