| 数据搜索系统,热门电子元器件搜索 |
|
STM32F373C8 数据表(PDF) 100 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F373C8 数据表(HTML) 100 Page - STMicroelectronics |
|
100 / 131 page ![]() Electrical characteristics STM32F37xxx 100/131 DocID022691 Rev 4 Figure 29. ADC accuracy characteristics Figure 30. Typical connection diagram using the ADC 1. Refer to Table 60 for the values of RSRC, RADC and CADC. 2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high Cparasitic value will downgrade conversion accuracy. To remedy this, fADC should be reduced. General PCB design guidelines Power supply decoupling should be performed as shown in Figure 9. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip. 2. ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents. Any positive injection current within the limits specified for IINJ(PIN) and ΣIINJ(PIN) in Section 6.3.14 does not affect the ADC accuracy. 3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges. 4. Data based on characterization results, not tested in production. EO EG 1LSBIDEAL (1) Example of an actual transfer curve (2) The ideal transfer curve (3) End point correlation line ET=Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO=Offset Error: deviation between the first actual transition and the first ideal one. EG=Gain Error: deviation between the last ideal transition and the last actual one. ED=Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL=Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line. 4095 4094 4093 5 4 3 2 1 0 7 6 12 3 4 5 6 7 4093 4094 4095 4096 (1) (2) ET ED EL (3) VDDA VSSA MS19880V1 MS32163V1 VDD AINx IL±1 μA 0.6 V VT RSRC(1) Cparasitic SRC 0.6 V VT RADC(1) 12-bit converter CADC(1) Sample and hold ADC converter |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |