MP20142 datasheet(2/13 Pages) MPS

2 / 13 page

MP20142 –DUAL-CHANNEL, 200mA LDO WITH PROGRAMMABLE OUTPUT VOLTAGE

MP20142 Rev.0.9

www.MonolithicPower.com

7/12/2010

MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.

ORDERING INFORMATION*

Part Number

Package

Top Marking

Free Air Temperature (TA)

MP20142DGT-LF-Z

TQFN8 (2mm×2mm)

AAY

-40°C to +85°C

ORDERING GUIDE*

MP20142DGT-LF-Z

Package Type

GT: TQFN (2mm x 2mm)

For RoHS Compliant Packaging, add suffix - LF (e.g. MP20142DGT-LF);

For Tape and Reel, add suffix -Z (e.g. MP20142DGT-LF-Z).

PACKAGE REFERENCE

TOP VIEW

VIN

EN1

VOUT1

VOUT2

GND

EN2

ABSOLUTE MAXIMUM RATINGS

(1)

Supply Input Voltage .................................... 6V

All Other Pins ............................................ 5.5V

Power Dissipation, PD @ TA =25°C,

(2)

TQFN8 ...................................................... 1.5W

Storage Temperature Range ..... -65°C to 150°C

Lead Temperature (Soldering, 10sec) .....260°C

ESD Susceptibility

HBM (Human Body Mode) .......................... 2kV

MM (Machine Mode) ................................. 200V

Recommended Operating Conditions

(3)

Supply Input Voltage ..................... 2.5V to 5.5 V

Operating Junct. Temp (TJ) ......-40°C to +125°C

Thermal Resistance

(4)

θJA

θJC

TQFN8...............................

°C/W

Notes:

1) Exceeding these ratings may damage the device.

2) The maximum allowable power dissipation is a function of the

maximum junction temperature TJ(MAX),

the junction-to-

ambient thermal resistance θJA, and the ambient temperature

TA. The maximum allowable continuous power dissipation at

any ambient temperature is calculated by PD(MAX)=(TJ(MAX)-

TA)/ θJA. Exceeding the maximum allowable power dissipation

will cause excessive die temperature, and the regulator will go

into thermal shutdown. Internal thermal shutdown circuitry

protects the device from permanent damage.

3) The device is not guaranteed to function outside of its

operating conditions.

4) Measured on JESD51-7 4-layer board.

MP20142 数据表(PDF) 2 Page - Monolithic Power Systems

MP20142 数据表(HTML) 2 Page - Monolithic Power Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

数据表下载