GAL16V8D-25LS datasheet(17/26 Pages) LATTICE

17 / 26 page

Specifications GAL16V8

fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from

the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The

value of tcf is used primarily when calculating the delay from

clocking a register to a combinatorial output (through registered

feedback), as shown above. For example, the timing from clock

to a combinatorial output is equal to tcf + tpd.

fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured

tsu and tco.

fmax with No Feedback

Note: fmax with no feedback may be less than 1/(twh + twl). This

is to allow for a clock duty cycle of other than 50%.

LOGIC

ARRAY

CLK

tsu + th

LOGIC

ARRAY

tco

tsu

CLK

Test Condition

200Ω

390Ω

50pF

Active High

∞

390Ω

50pF

Active Low

200Ω

390Ω

50pF

Active High

∞

390Ω

5pF

Active Low

200Ω

390Ω

5pF

CLK

LOGIC

ARRAY

tcf

tpd

TEST POINT

C *

FROM OUTPUT (O/Q)

UNDER TEST

+5V

*C L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE

GAL16V8D (except -3) Output Load Conditions (see figure

above)

fmax Descriptions

Switching Test Conditions

Input Pulse Levels

Table 2-0003/16V8

Input Rise

and Fall Times

Input Timing Reference Levels

Output Timing Reference Levels

Output Load

GND to 3.0V

1.5V

See figure at right

3-state levels are measured 0.5V from

steady-state active level.

2 – 3ns 10% – 90%

1.5ns 10% – 90%

GAL16V8D-10

(and slower)

GAL16V8D-3/-5/-7

GAL16V8D-25LS 数据表(PDF) 17 Page - Lattice Semiconductor

GAL16V8D-25LS 数据表(HTML) 17 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表下载

链接网址

GAL16V8D-25LS 数据表(PDF) 17 Page - Lattice Semiconductor

GAL16V8D-25LS 数据表(HTML) 17 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表 下载

链接网址

数据表下载