A3P030 datasheet(21/220 Pages) MICROSEMI

21 / 220 page

ProASIC3 Flash Family FPGAs

Revision 13

2-7

Table 2-9 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings

Applicable to Standard Plus I/O Banks

VMV (V)

Static Power

PDC2 (mW) 1

Dynamic Power

PAC9 (µW/MHz) 2

Single-Ended

3.3 V LVTTL / 3.3 V LVCMOS

3.3

–

16.23

3.3 V LVCMOS Wide Range3

3.3

–

16.23

2.5 V LVCMOS

2.5

–

5.14

1.8 V LVCMOS

1.8

–

2.13

1.5 V LVCMOS (JESD8-11)

1.5

–

1.48

3.3 V PCI

3.3

–

18.13

3.3 V PCI-X

3.3

–

18.13

Notes:

1. PDC2 is the static power (where applicable) measured on VMV.

2. PAC9 is the total dynamic power measured on VCC and VMV.

3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B

specification.

Table 2-10 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings

Applicable to Standard I/O Banks

VMV (V)

Static Power

PDC2 (mW) 1

Dynamic Power

PAC9 (µW/MHz) 2

Single-Ended

3.3 V LVTTL / 3.3 V LVCMOS

3.3

–

17.24

3.3 V LVCMOS Wide Range3

3.3

–

17.24

2.5 V LVCMOS

2.5

–

5.19

1.8 V LVCMOS

1.8

–

2.18

1.5 V LVCMOS (JESD8-11)

1.5

–

1.52

Notes:

1. PDC2 is the static power (where applicable) measured on VMV.

2. PAC9 is the total dynamic power measured on VCC and VMV.

3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B

specification.

A3P030 数据表(PDF) 21 Page - Microsemi Corporation

A3P030 数据表(HTML) 21 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载