AM7992BPC datasheet(5/27 Pages) AMD

5 / 27 page

Am7992B

1, X2

Biased Crystal Oscillator (Input)

1 is the input and X2 is the bypass port. When con-

nected for crystal operation, the system clock that ap-

pears at TCLK is half the frequency of the crystal

oscillator. X

1 may be driven from an external source of

two times the data rate.

Frequency Setting Voltage-Controlled Oscillator

CO) Loop Filter (Output)

This loop ﬁlter output is a reference voltage for the re-

ceive path phase detector. It also is a reference for tim-

ing noise immunity circuits in the collision and receive

enable path. Nominal reference V

CO gain is 1.25 TCLK

frequency MHz/V.

Receive Path V

CO Phase-Locked Loop Filter (Input)

This loop ﬁlter input is the control for receive path loop

damping. Frequency of the receive V

CO is internally lim-

ited to transmit frequency

±12%. Nominal receive V

gain is 0.25 reference V

CO gain MHz/V.

TEST

Test Control (Input)

A static input that is connected to V

CC for Am7992B/

Am7990 operation and to ground for testing of

Receive

± path threshold and RCLK output HIGH

parameters. When TEST is grounded, RX is enabled

and RCLK is enabled except during clock acquisition,

when RCLK is HIGH.

GND1

High Current Ground

GND2

Logic Ground

GND3

Voltage-Controlled Oscillator Ground

CC1

High Current and Logic Supply

CC2

Voltage-Controlled Oscillator Supply

AM7992BPC 数据表(PDF) 5 Page - Advanced Micro Devices

AM7992BPC 数据表(HTML) 5 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

数据表下载