数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM28F010-150ECB 数据表(PDF) 14 Page - Advanced Micro Devices

部件名 AM28F010-150ECB
功能描述  1 Megabit (128 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM28F010-150ECB 数据表(HTML) 14 Page - Advanced Micro Devices

Back Button AM28F010-150ECB Datasheet HTML 10Page - Advanced Micro Devices AM28F010-150ECB Datasheet HTML 11Page - Advanced Micro Devices AM28F010-150ECB Datasheet HTML 12Page - Advanced Micro Devices AM28F010-150ECB Datasheet HTML 13Page - Advanced Micro Devices AM28F010-150ECB Datasheet HTML 14Page - Advanced Micro Devices AM28F010-150ECB Datasheet HTML 15Page - Advanced Micro Devices AM28F010-150ECB Datasheet HTML 16Page - Advanced Micro Devices AM28F010-150ECB Datasheet HTML 17Page - Advanced Micro Devices AM28F010-150ECB Datasheet HTML 18Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 35 page
background image
14
Am28F010
Figure 2.
AC Waveforms For Erase Operations
Analysis of Erase Timing Waveform
Note: This analysis does not include the requirement
to program the entire array to 00h data prior to erasure.
Refer to the Flashrite Programming algorithm.
Erase Setup/Erase
This analysis illustrates the use of two-cycle erase
commands (section A and B). The first erase com-
mand (20h) is a Setup command and does not affect
the array data (section A). The second erase com-
mand (20h) initiates the erase operation (section B)
on the rising edge of this WE# pulse. All bytes of the
memory array are erased in parallel. No address infor-
mation is required.
The erase pulse occurs in section C.
Time-Out
A software timing routine (10 ms duration) must be ini-
tiated on the rising edge of the WE# pulse of section B.
Note: An integrated stop timer prevents any possibil-
ity of overerasure by limiting each time-out period of
10 ms.
Erase-Verify
Upon completion of the erase software timing routine,
the microprocessor must write the Erase-verify com-
mand (A0h). This command terminates the erase oper-
ation on the rising edge of the WE# pulse (section D).
The Erase-verify command also stages the device for
data verification (section F).
After each erase operation each byte must be verified.
The byte address to be verified must be supplied with
Addresses
CE
#
OE
#
WE
#
Data
VPP
VCC
11559G-7
20h
20h
Section
A0h
Data
Out
Bus Cycle
Write
Write
Time-out
Write
Time-out
Read
Standby
Command
20h
20h
N/A
A0h
N/A
Compare
Data
N/A
Function
Erase
Setup
Erase
Erase
(10 ms)
Erase-
Verify
Transition
(6 µs)
Erase
Verification
Proceed per
Erase
Algorithm
AB
D
E
F
CG
AB
D
E
F
CG



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com