STM32F415OG datasheet(29/186 Pages) STMICROELECTRONICS

29 / 186 page

DocID022063 Rev 4

29/186

STM32F415xx, STM32F417xx

Description

2.2.17

Regulator ON/OFF and internal reset ON/OFF availability

2.2.18

Real-time clock (RTC), backup SRAM and backup registers

The backup domain of the STM32F415xx and STM32F417xx includes:

•

The real-time clock (RTC)

•

4 Kbytes of backup SRAM

•

20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain

the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-

coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are

performed automatically. The RTC provides a programmable alarm and programmable

periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is

also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power

RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC

has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz

output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can

be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit

programmable binary auto-reload downcounter with programmable resolution is available

and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.

A 20-bit prescaler is used for the time base clock. It is by default configured to generate a

time base of 1 second from a clock at 32.768 kHz.

The 4-Kbyte backup SRAM is an EEPROM-like memory area. It can be used to store data

which need to be retained in VBAT and standby mode. This memory area is disabled by

default to minimize power consumption (see Section 2.2.19: Low-power modes). It can be

enabled by software.

The backup registers are 32-bit registers used to store 80 bytes of user application data

when VDD power is not present. Backup registers are not reset by a system, a power reset,

or when the device wakes up from the Standby mode (see Section 2.2.19: Low-power

modes).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes,

hours, day, and date.

Table 3. Regulator ON/OFF and internal reset ON/OFF availability

Regulator ON

Regulator OFF

Internal reset ON

Internal reset

OFF

LQFP64

LQFP100

Yes

LQFP144

LQFP176

Yes

PDR_ON set to

VDD

Yes

PDR_ON

connected to an

external power

supply supervisor

WLCSP90

UFBGA176

Yes

BYPASS_REG set

to VSS

Yes

BYPASS_REG set

to VDD

STM32F415OG 数据表(PDF) 29 Page - STMicroelectronics

STM32F415OG 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载