数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L151VD 数据表(PDF) 104 Page - STMicroelectronics

部件名 STM32L151VD
功能描述  Ultra-low-power 32-bit MCU ARM-based Cortex-M3, 384KB Flash
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L151VD 数据表(HTML) 104 Page - STMicroelectronics

Back Button STM32L151VD Datasheet HTML 100Page - STMicroelectronics STM32L151VD Datasheet HTML 101Page - STMicroelectronics STM32L151VD Datasheet HTML 102Page - STMicroelectronics STM32L151VD Datasheet HTML 103Page - STMicroelectronics STM32L151VD Datasheet HTML 104Page - STMicroelectronics STM32L151VD Datasheet HTML 105Page - STMicroelectronics STM32L151VD Datasheet HTML 106Page - STMicroelectronics STM32L151VD Datasheet HTML 107Page - STMicroelectronics STM32L151VD Datasheet HTML 108Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 140 page
background image
Electrical characteristics
STM32L151xD STM32L152xD
104/140
Doc ID 022027 Rev 6
SPI characteristics
Unless otherwise specified, the parameters given in the following table are derived from
tests performed under ambient temperature, fPCLKx frequency and VDD supply voltage
conditions summarized in Table 14.
Refer to Section 6.3.12: I/O current injection characteristics for more details on the
input/output alternate function characteristics (NSS, SCK, MOSI, MISO).
Table 57.
SPI characteristics(1)
Symbol
Parameter
Conditions
Min
Max(2)
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
-
16
MHz
Slave mode
-
16
Slave transmitter
-
12(3)
tr(SCK)
(2)
tf(SCK)
(2)
SPI clock rise and fall time
Capacitive load: C = 30 pF
-
6
ns
DuCy(SCK)
SPI slave input clock duty cycle
Slave mode
30
70
%
tsu(NSS)
NSS setup time
Slave mode
4tHCLK
-
ns
th(NSS)
NSS hold time
Slave mode
2tHCLK
-
tw(SCKH)
(2)
tw(SCKL)
(2)
SCK high and low time
Master mode
tSCK/2−5tSCK/2+3
tsu(MI)
(2)
Data input setup time
Master mode
5
-
tsu(SI)
(2)
Slave mode
6
-
th(MI)
(2)
Data input hold time
Master mode
5
-
th(SI)
(2)
Slave mode
5
-
ta(SO)
(4)
Data output access time
Slave mode
0
3tHCLK
tv(SO)
(2)
Data output valid time
Slave mode
-
33
tv(MO)
(2)
Data output valid time
Master mode
-
6.5
th(SO)
(2)
Data output hold time
Slave mode
17
-
th(MO)
(2)
Master mode
0.5
-
1.
The characteristics above are given for voltage range 1.
2.
Based on characterization, not tested in production.
3.
The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK))
ranging between 40 to 60%.
4.
Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com