数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L151VD 数据表(PDF) 107 Page - STMicroelectronics

部件名 STM32L151VD
功能描述  Ultra-low-power 32-bit MCU ARM-based Cortex-M3, 384KB Flash
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L151VD 数据表(HTML) 107 Page - STMicroelectronics

Back Button STM32L151VD Datasheet HTML 103Page - STMicroelectronics STM32L151VD Datasheet HTML 104Page - STMicroelectronics STM32L151VD Datasheet HTML 105Page - STMicroelectronics STM32L151VD Datasheet HTML 106Page - STMicroelectronics STM32L151VD Datasheet HTML 107Page - STMicroelectronics STM32L151VD Datasheet HTML 108Page - STMicroelectronics STM32L151VD Datasheet HTML 109Page - STMicroelectronics STM32L151VD Datasheet HTML 110Page - STMicroelectronics STM32L151VD Datasheet HTML 111Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 140 page
background image
STM32L151xD STM32L152xD
Electrical characteristics
Doc ID 022027 Rev 6
107/140
6.3.17
I2S characteristics
Note:
Refer to the I2S section of the product reference manual for more details about the sampling
frequency (Fs), fMCK, fCK and DCK values. These values reflect only the digital peripheral
behavior, source clock precision might slightly change them. DCK depends mainly on the
ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of
(I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.
Table 58.
I2S characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fMCK
I2S Main Clock Output
256 x 8K 256xFs (1)
1.
The maximum for 256xFs is 8 MHz
MHz
fCK
I2S clock frequency
Master data: 32 bits
-
64xFs
MHz
Slave data: 32 bits
-
64xFs
DCK
I2S clock frequency duty cycle Slave receiver, 48KHz
30
70
%
tr(CK)
I2S clock rise time
Capacitive load CL=30pF
-
8
ns
tf(CK)
I2S clock fall time
8
tv(WS)
WS valid time
Master mode
4
24
th(WS)
WS hold time
Master mode
0
-
tsu(WS)
WS setup time
Slave mode
15
-
th(WS)
WS hold time
Slave mode
0
-
tsu(SD_MR) Data input setup time
Master receiver
8
-
tsu(SD_SR) Data input setup time
Slave receiver
9
-
th(SD_MR)
Data input hold time
Master receiver
5
-
th(SD_SR)
Slave receiver
4
-
tv(SD_ST) Data output valid time
Slave transmitter
(after enable edge)
-64
th(SD_ST) Data output hold time
Slave transmitter
(after enable edge)
22
-
tv(SD_MT) Data output valid time
Master transmitter
(after enable edge)
-12
th(SD_MT) Data output hold time
Master transmitter
(after enable edge)
8-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com