PCA9512BDP datasheet(2/27 Pages) PHILIPS

2 / 27 page

PCA9512A_PCA9512B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 1 March 2013

2 of 27

NXP Semiconductors

PCA9512A; PCA9512B

Level shifting hot swappable I2C-bus and SMBus bus buffer

 Operating power supply voltage range: 2.7 V to 5.5 V

 0 Hz to 400 kHz clock frequency

 ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per

JESD22-C101

 Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA

 Packages offered: SO8, TSSOP8 (MSOP8)

Applications

 cPCI, VME, AdvancedTCA cards and other multipoint backplane cards that are

required to be inserted or removed from an operating system

Feature selection

Table 1.

Feature selection chart

Feature

PCA9510A PCA9511A PCA9512A/B PCA9513A PCA9514A

Idle detect

yes

High-impedance SDAn, SCLn pins for VCC = 0 V

yesyesyes

yesyes

Rise time accelerator circuitry on SDAn and SCLn pins -

yes

Rise time accelerator circuitry hardware disable pin for

lightly loaded systems

--yes

Rise time accelerator threshold 0.8 V versus 0.6 V

improves noise margin

---

yes

Ready open-drain output

yes

Two VCC pins to support 5 V to 3.3 V level translation

with improved noise margins

--yes

1 V precharge on all SDAn and SCLn pins

in only

yes

A current source on SCLIN and SDAIN for PICMG

applications

---

yes

PCA9512BDP 数据表(PDF) 2 Page - NXP Semiconductors

PCA9512BDP 数据表(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

数据表下载