PAC7366

NTSC/PAL Digital Image SOC

All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

13

PixArt Imaging Inc.

V1.10

Dec. 2012

6. Internal Block Diagram

PAC7366

Sensor

Image

Sensor

Processor

On Screen

Display

TV Encoder

DAC

Flash

SPI Interface

Top

Ctrl

Reg.

Bank

I2C Slave

uC

I2C Interface

SPI Master

4

2

I2C to SPI

Fig.6.1 Block Diagram

7. Digital Function

Mirror and Flip

PAC7366 provides mirror and flip modes. Mirror mode reverses the sensor data read-out order

horizontally, and flip mode provides reverses it vertically.

Bank

Address

Bits

Register Name

Default Value

Notes

Hex

Dec

1

0x22

34

[0]

Cmd_HFlip

0x0

Horizontal Flip,

0 : mirror off

1 : mirror on

1

0x25

37

[0]

Cmd_VFlip

0x0

Vertical Flip,

0 : flip off

1 : flip on

Original Image

Mirrored Image

Flipped Image

Mirrored and Flipped Image

Fig.7.1 Mirror and Flip Samples

Test Patterns generated from Image Sensor Processor, by programming a register

PAC7366 provides fixed test patterns generated by image sensor processor for test purposes. Test patterns

are accessible by programming a register.

Bank

Address

Bits

Register Name

Default Value

Notes

Hex

Dec

0

0x0C

12

[4:0] R_ISP_TestMod

0x00

ISP test mode data generation

Bit[4] : defect test pixel insertion

Bit[3:0] :

0:no test; 1:white; 2:black;

3:red; 4:green; 5:blue;

6:vertical&horizontal color bar

7:random data

8:vertical gray bar

9:horizontal gray bar

12-15: motion test