MCP609-IP datasheet(13/32 Pages) MICROCHIP

13 / 32 page

DS11177E-page 13

MCP606/7/8/9

4.2

Rail-to-Rail Output

There are two

specifications

that

describe

the

output-swing capability of the MCP606/7/8/9 family of

op amps. The first specification (Maximum Output

Voltage Swing) defines the absolute maximum swing

that can be achieved under the specified load

conditions. For instance, the output voltage swings to

within 15 mV of the negative rail with a 25 k

Ω load to

VDD/2. Figure 2-23 shows how the output voltage is

limited when the input goes beyond the linear region of

operation.

The second specification that describes the out-

put-swing capability of these amplifiers (Linear Output

Voltage Range) defines the maximum output swing that

can be achieved while the amplifier still operates in its

linear region. To verify linear operation in this range, the

large-signal DC Open-Loop Gain (AOL) is measured at

points inside the supply rails. The measurement must

meet the specified AOL conditions in the specification

table.

4.3

Capacitive Loads

Driving large capacitive loads can cause stability

problems for voltage-feedback op amps. As the load

capacitance increases, the feedback loop’s phase

margin decreases and the closed-loop bandwidth is

reduced. This produces gain-peaking in the frequency

response, with overshoot and ringing in the step

response. A unity-gain buffer (G = +1) is the most

sensitive to capacitive loads, though all gains show the

same general behavior.

When driving large capacitive loads with these op

amps (e.g., > 60 pF when G = +1), a small series

resistor at the output (RISO in Figure 4-4) improves the

feedback loop’s phase margin (stability) by making the

output load resistive at higher frequencies. The

bandwidth will be generally lower than the bandwidth

with no capacitive load.

FIGURE 4-4:

Output Resistor, RISO

stabilizes large capacitive loads.

Figure 4-5 gives recommended RISO values for

different capacitive loads and gains. The x-axis is the

normalized load capacitance (CL/GN), where GN is the

circuit’s noise gain. For non-inverting gains, GN and the

Signal Gain are equal. For inverting gains, GN is

1+|Signal Gain| (e.g., -1 V/V gives GN =+2V/V).

FIGURE 4-5:

Recommended RISO Values

for Capacitive Loads.

After selecting RISO for your circuit, double-check the

resulting

frequency

response

peaking

and

step

response overshoot. Modify RISO’s value until the

response is reasonable. Bench evaluation and simula-

tions with the MCP606/7/8/9 SPICE macro model are

helpful.

4.4

MCP608 Chip Select

The MCP608 is a single op amp with Chip Select (CS).

When CS is pulled high, the supply current drops to

50 nA (typical) and flows through the CS pin to VSS.

When this happens, the amplifier output is put into a

high-impedance state. By pulling CS low, the amplifier

is enabled. The CS pin has an internal 5 M

Ω (typical)

pull-down resistor connected to VSS, so it will go low if

the CS pins is left floating. Figure 1-1 shows the output

voltage and supply current response to a CS pulse.

4.5

Supply Bypass

With this family of operational amplifiers, the power

supply pin (VDD for single-supply) should have a local

bypass capacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm

for good high-frequency performance. It also needs a

bulk capacitor (i.e., 1 µF or larger) within 100 mm to

provide large, slow currents. This bulk capacitor can be

shared with other nearby analog parts.

4.6

Unused Op Amps

An unused op amp in a quad package (MCP609)

should be configured as shown in Figure 4-6. These

circuits prevent the output from toggling and causing

crosstalk. Circuits A sets the op amp at its minimum

noise gain. The resistor divider produces any desired

reference voltage within the output voltage range of the

op amp; the op amp buffers that reference voltage.

Circuit B uses the minimum number of components

and operates as a comparator, but it may draw more

current.

VIN

MCP60X

RISO

VOUT

100

1000

10000

100

1000

10000

Normalized Load Capacitance; CL/GN (F)

10p

10n

100p

100

10k

GN = +1

GN = +2

GN ≥ +4

MCP609-IP 数据表(PDF) 13 Page - Microchip Technology

MCP609-IP 数据表(HTML) 13 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表下载