数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS3931 数据表(PDF) 21 Page - ams AG

部件名 AS3931
功能描述  3D Low Power Wakeup Receiver
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS3931 数据表(HTML) 21 Page - ams AG

Back Button AS3931_07 Datasheet HTML 17Page - ams AG AS3931_07 Datasheet HTML 18Page - ams AG AS3931_07 Datasheet HTML 19Page - ams AG AS3931_07 Datasheet HTML 20Page - ams AG AS3931_07 Datasheet HTML 21Page - ams AG AS3931_07 Datasheet HTML 22Page - ams AG AS3931_07 Datasheet HTML 23Page - ams AG AS3931_07 Datasheet HTML 24Page - ams AG AS3931_07 Datasheet HTML 25Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 31 page
background image
www.austriamicrosystems.com/AS3931
Revision 6.2
20 - 30
AS3931
Datasheet - Configuring the Product
9.3.1 C0, C1 (RSSI Channel Select)
Bits C0 and C1 are used to select the channel whose RSSI signal is multiplexed to the RSSI pin. In case of both bits C0 and C1 set to 1, a
bandgap voltage VBG (1.25 V) appears at the RSSI pin. After power on, channel 1 is selected.
9.3.2 C2, C3 (RSSI Output Mode)
Bits C2 and C3 define the RSSI pin function.
Note:
The RSSI pin function also depends on the signal CS. If CS = 0, the RSSI pin is always in the high impedance state. This is also the
case after power on.
The WAKE or single WAKE function is selected together with bits T0 – T2 and C0 – C1. For more information see Extended Operation
on page 24
9.3.3 C4 (Channel Attenuator)
When bit C4 is set, a resistor (app. 1.5 k
Ω) is connected across the differential inputs of each channel. This resistor reduces the Q-factor of the
antenna resonant circuit; therefore the received signal is reduced too. The amount of damping depends on the Q-factor of the antenna circuit.
Table 11. Register Address
Bit
Value
A0
1
A1
0
Table 12. C0, C1 Bit Mode
C0
C1
Mode
0
0
Channel 1
1
0
Channel 2
0
1
Channel 3
1
1
VBG (T0=0), WAKE (T0=1)
Table 13. C2, C3 Bit Mode
C2
C3
RSSI Pin Function
0
0
high Z
10
Analog output: RSSI of selected channel or
VBG
01
Digital output: WAKE,
single WAKE or DATA
1
1
not used
Table 14. C4 Bit Mode
C4
Mode
0
Input attenuators disabled
1
Input attenuators enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com