AS8506 datasheet(39/89 Pages) AMSCO

39 / 89 page

ams Datasheet, Confidential:2013-Sep [1-00]

AS8506 – 39

Devic e I n te r f ac e

The SPI protocol frame is divided into two fields.

• The header field

•The data field

The header field is 1 byte long; containing a read/write

command bit, 1 reserved bit, and 6 address bits. The SPI frame

format is shown in Figure 31. In the data phase MSB is sent first

and LSB is sent last.

Figure 31:

SPI Frame Format

SPI Write Operation

The SPI write operation begins with clock polarity selection at

negative edge of CS (see Figure 30). Once the clock polarity is

selected, the SPI write command is given by providing ‘0’ in R/W

bit of the header field in first sampling edge at SDI pin. The next

bit in header field is reserved and set to ‘0’. The 6 bits address

of register to be written is provided at SDI pin in next six

consecutive sampling edges of SCLK. The data to be written is

followed by last bit of header field. With each sampling edge a

bit is sampled starting from MSB to LSB. During complete SPI

write operation the SCSN has to be ‘Low’. The SPI write

operation ends with positive edge of SCSN. The waveform for

SPI write operation with single data byte is shown in Figure 32

and Figure 33.

R/W

Header Field

Data Field

1 byte

Integer Multiple of Bytes

DATA

Reserved

Bit

6 bits

Address

0 – WRITE

1 – READ

0A5

AS8506 数据表(PDF) 39 Page - ams AG

AS8506 数据表(HTML) 39 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表下载