| 数据搜索系统,热门电子元器件搜索 |
|
CAT803LSDI-T3 数据表(PDF) 6 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
CAT803LSDI-T3 数据表(HTML) 6 Page - ON Semiconductor |
|
6 / 11 page ![]() CAT803, CAT809, CAT810 http://onsemi.com 6 Detailed Descriptions Reset Timing The reset signal is asserted LOW for the CAT803/CAT809 and HIGH for the CAT810 when the power supply voltage falls below the threshold trip voltage and remains asserted for at least 140 ms after the power supply voltage has risen above the threshold. 0 V CAT803, CAT809 5 V 0 V 5 V RESET (140 ms minimum) Reset Timeout Period CAT810 0 V 5 V Figure 6. Reset Timing Diagram TR TD VTH VCC RESET VCC Transient Response The CAT803/CAT809/CAT810 protect mPs against brownout failure. Short duration transients of 4 msec or less and 100 mV amplitude typically do not cause a false RESET. Figure 7 shows the maximum pulse duration of negative− going VCC transients that do not cause a reset condition. As the amplitude of the transient goes further below the threshold (increasing VTH − VCC), the maximum pulse duration decreases. In this test, the VCC starts from an initial voltage of 0.5 V above the threshold and drops below it by the amplitude of the overdrive voltage (VTH − VCC). Figure 7. Maximum Transient Duration without Causing a Reset Pulse vs. Reset Comparator Overdrive RESET OVERDRIVE VTH − VCC (mV) 1000 100 10 1 0 5 10 15 20 25 30 CAT809M CAT809Z TAMB = 25°C |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |