| 数据搜索系统,热门电子元器件搜索 |
|
LTC1605ACSW 数据表(PDF) 4 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1605ACSW 数据表(HTML) 4 Page - Linear Technology |
|
4 / 16 page ![]() 4 LTC1605 1605fc LTC1605/LTC1605A SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS VDD Positive Supply Voltage (Notes 9, 10) 4.75 5.25 V IDD Positive Supply Current ● 11 16 mA PDIS Power Dissipation 55 80 mW LTC1605/LTC1605A SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS VOL Low Level Output Voltage VDD = 4.75V IO = 160µA 0.05 V IO = 1.6mA ● 0.10 0.4 V IOZ Hi-Z Output Leakage D15 to D0 VOUT = 0V to VDD, CS High ● ±10 µA COZ Hi-Z Output Capacitance D15 to D0 CS High (Note 9) ● 15 pF ISOURCE Output Source Current VOUT = 0V –10 mA ISINK Output Sink Current VOUT = VDD 10 mA DIGITAL INPUTS AND DIGITAL OUTPUTS LTC1605/LTC1605A SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS fSAMPLE(MAX) Maximum Sampling Frequency ● 100 kHz tCONV Conversion Time ● 8 µs tACQ Acquisition Time ● 2 µs t1 Convert Pulse Width (Note 11) ● 40 ns t2 Data Valid Delay After R/C ↓ (Note 9) ● 8 µs t3 BUSY Delay from R/C ↓ CL = 50pF ● 65 ns t4 BUSY Low 8 µs t5 BUSY Delay After End of Conversion 220 ns t6 Aperture Delay 40 ns t7 Bus Relinquish Time ● 10 35 83 ns t8 BUSY Delay After Data Valid ● 50 200 ns t9 Previous Data Valid After R/C ↓ 7.4 µs t10 R/C to CS Setup Time (Notes 9, 10) 10 ns t11 Time Between Conversions 10 µs t12 Bus Access and Byte Delay (Notes 9, 10) 10 83 ns TIMING CHARACTERISTICS POWER REQUIREMENTS Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: All voltage values are with respect to ground with DGND, AGND1 and AGND2 wired together (unless otherwise noted). Note 3: When these pin voltages are taken below ground or above VANA = VDIG = VDD, they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below ground or above VDD without latch-up. Note 4: When these pin voltages are taken below ground, they will be clamped by internal diodes. This product can handle input currents of 90mA below ground without latchup. These pins are not clamped to VDD. Note 5: VDD = 5V, fSAMPLE = 100kHz, tr = tf = 5ns unless otherwise specified. Note 6: Linearity, offset and full-scale specifications apply for a VIN input with respect to ground. Note 7: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual end points of the transfer curve. The deviation is measured from the center of the quantization band. The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |