数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L6924UTR 数据表(PDF) 15 Page - STMicroelectronics

部件名 L6924UTR
功能描述  USB compatible battery charger system with integrated power switch for Li-Ion/Li-Polymer
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L6924UTR 数据表(HTML) 15 Page - STMicroelectronics

Back Button L6924UTR Datasheet HTML 11Page - STMicroelectronics L6924UTR Datasheet HTML 12Page - STMicroelectronics L6924UTR Datasheet HTML 13Page - STMicroelectronics L6924UTR Datasheet HTML 14Page - STMicroelectronics L6924UTR Datasheet HTML 15Page - STMicroelectronics L6924UTR Datasheet HTML 16Page - STMicroelectronics L6924UTR Datasheet HTML 17Page - STMicroelectronics L6924UTR Datasheet HTML 18Page - STMicroelectronics L6924UTR Datasheet HTML 19Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 37 page
background image
L6924U
Operation description
Doc ID 14716 Rev 2
15/37
Where
ΔV
MOS is given by:
Equation 3
Where,
ILIM = current limit of the wall adapter, and RDS(on) = resistance of the power MOSFET.
The difference between the programmed charge current and the adapter limit should be
high enough to minimize the RDS(on) value (and the power dissipation). This makes the
control loop completely unbalanced and the power element is fully turned on.
Figure 8
shows the RDS(on) values for different output voltages and charging currents for an
adapter current limit of 500 mA.
Figure 8.
RDS(on) curves vs. charging current and output voltage
Neglecting the voltage drop across the charger (
ΔV
MOS) when the device operates in this
condition, its input voltage is equal to the battery one, and so a very low operating input
voltage (down to 2.5 V) is required. The power dissipated by the device during this phase is:
Equation 4
When the battery voltage approaches the final value, the charger gets back the control of
the current, reducing it. Due to this, the upstream adapter exits the current limit condition
and its output goes up to the regulated voltage VADP. This is the worst case in power
dissipation:
I
R
V
LIM
)
ON
(
DS
MOS
×
=
Δ
2
LIM
)
on
(
DS
CH
I
R
P
×
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com