AD5171BRJ5-R datasheet(5/24 Pages) AD

5 / 24 page

AD5171

Rev. D | Page 5 of 24

TIMING CHARACTERISTICS: 5 kΩ, 10 kΩ, 50 kΩ, AND 100 kΩ

VDD = 3 V to 5 V ± 10%, VA = VDD, VB = 0 V, −40°C < TA < +125°C, unless otherwise noted.

Table 2.

Parameter

Symbol

Conditions

Min

Typ1

Max

Unit

INTERFACE TIMING CHARACTERISTICS (APPLY TO ALL PARTS2, 3)

SCL Clock Frequency

fSCL

400

kHz

tBUF Bus Free Time Between Start and Stop

1.3

μs

tHD;STA Hold Time (Repeated Start)

After this period, the

first clock pulse is generated

0.6

μs

tLOW Low Period of SCL Clock

1.3

μs

tHIGH High Period of SCL Clock

0.6

μs

tSU;STA Setup Time for Start Condition

0.6

μs

tHD;DAT Data Hold Time

0.9

μs

tSU;DAT Data Setup Time

0.1

μs

tF Fall Time of Both SDA and SCL Signals

0.3

μs

tR Rise Time of Both SDA and SCL Signals

0.3

μs

tSU;STO Setup Time for Stop Condition

t10

0.6

μs

OTP Program Time

t11

400

1 Typical specifications represent average readings at 25°C and VDD = 5 V.

2 Guaranteed by design; not subject to production test.

3 All dynamic characteristics use VDD = 5 V.

SCL

SDA

t10

Figure 3. Interface Timing Diagram

AD5171BRJ5-R 数据表(PDF) 5 Page - Analog Devices

AD5171BRJ5-R 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载