ICS953002 datasheet(2/35 Pages) ICST

2 / 35 page

Integrated

Circuit

Systems, Inc.

ICS953002

0924—11/18/09

Pin Description

PIN #

PIN NAME

TYPE

DESCRIPTION

VDDA

PWR

3.3V power for the PLL core.

GND

PWR

Ground pin.

VDDREF

PWR

Ref, XTAL power supply, nominal 3.3V

**FSL0/REF0

I/O

3.3V tolerant input for CPU frequency selection. Refer to input electrical

characteristics for Vil_FS and Vih_FS values. / 14.318 MHz reference

FSL1/REF1

I/O

3.3V tolerant input for CPU frequency selection. Refer to input electrical

characteristics for Vil_FS and Vih_FS values. / 14.318 MHz reference

Crystal input, Nominally 14.318MHz.

OUT

Crystal output, Nominally 14.318MHz

GNDREF

PWR

Ground pin for the REF outputs.

VttPWR_GD/PD#

This 3.3V LVTTL input is a level sensitive strobe used to determine when

latch inputs are valid and are ready to be sampled. This is an active high

input. / Asynchronous active low input pin used to power down the device

into a low power state.

VDDPCI

PWR

Power supply for PCI clocks, nominal 3.3V

**FSL2/PCICLK0

I/O

3.3V tolerant input for CPU frequency selection. Refer to input electrical

characteristics for Vil_FS and Vih_FS values. / 3.3V PCI clock output.

**FS3/~PCICLK1

I/O

Frequency select latch input pin / 3.3V PCI clock output.

PCICLK2

OUT

PCI clock output.

PCICLK3

OUT

PCI clock output.

GNDPCI

PWR

Ground pin for the PCI outputs

VDDPCI

PWR

Power supply for PCI clocks, nominal 3.3V

PCICLK4

OUT

PCI clock output.

PCICLK5

OUT

PCI clock output.

GNDPCI

PWR

Ground pin for the PCI outputs

*Turbo#

Real time input pin to change frequency to a pre-programmed under or over

clock entries located in the Rom table.

Reset#

OUT

Real time system reset signal for frequency gear ratio change or watchdog

timer timeout. This signal is active low.

VDD48

PWR

Power pin for the 48MHz output.3.3V

**Mode0/48MHz

I/O

Function select pin, 1=Mobile Mode, 0=Desktop Mode / 48MHz clock output.

3.3V.

*Sel24_48#/24_48MHz

I/O

Latched select input for 24/48MHz output / 24/48MHz clock output.

1=24MHz, 0 = 48MHz.

GND48

PWR

Ground pin for the 48MHz outputs

VDD3V66

PWR

Power pin for the 3.3V 66MHz clocks.

**ITP_EN/3V66_2

I/O

3.3V 66.66MHz clock output./

ITP_EN: latched input to select pin functionality

1 = CPU_2_ITP pair

0 = PCI-EX0 pair

**FS4/3V66_1

I/O

Frequency select latch input pin / 66.66MHz clock output. 3.3V

ICS953002 数据表(PDF) 2 Page - Integrated Circuit Systems

ICS953002 数据表(HTML) 2 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

数据表下载

链接网址

ICS953002 数据表(PDF) 2 Page - Integrated Circuit Systems

ICS953002 数据表(HTML) 2 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

数据表 下载

链接网址

数据表下载