CS403 datasheet(2/6 Pages) CHERRY

2 / 6 page

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Electrical Characteristics : Refer to the test circuit, -40¡C ² TC ² 125¡C, -40 ² TJ ² 150¡C, 7V ² VIN ² 10V unless otherwise specified

td = Cd x VDTC/Ich

= CDelay x 2.105 (typical)

where:

Time delay

Value of external charging capacitor (see test circuit).

VDTC

Delay threshold charge

Ich

Reset delay capacitor charging current.

Output Voltage, VOUT

VIN = 8.5V, IOUT = 250mA

TJ = 25¡C

4.95

5.00

5.05

100mA ² IOUT ² 750mA

4.85

5.00

5.15

Operating Input Voltage

100 to 750mA

-0.75

18.0

Load Regulation

100mA ² IOUT ² 750mA, VIN = 8.5V

100

Dropout Voltage

IOUT = 750mA

1.4

1.8

Quiescent Current

IOUT = 0mA

IOUT = 750mA

PSRR

IOUT-250mA f = 120Hz

COUT = 10µF, VIN = 8.5V±Vpp

Output Short Circuit Current

Reset Output Voltage

IR = 1.6mA 1.0 ² VOUT ² 4.75V

0.08

0.40

Reset Output Leakage Current VOUT in regulation

µA

Delay Time for Reset Output

Cd = 100nF

Reset Threshold: VRTH

VOUT Increasing

VOUT-0.04

VRTL

VOUT Decreasing

4.75

Threshold Hysteresis

Delay, VDTC

Charge

3.7

4.0

4.4

Delay, VDTD

Discharge

3.1

3.5

3.9

Delay Hysteresis, VDH

200

500

1000

Reset Delay Capacitor

µA

Charging Current, ICH

Reset Delay Capacitor

0.6

1.2

Discharge Voltage, VDIS

Package Lead Description

PACKAGE LEAD #

LEAD SYMBOL

FUNCTION

5 Lead TO-220

1VIN

Input voltage.

CMOS compatible output lead.

goes low whenever VOUT

falls out of regulation.

Gnd

Ground connection.

Delay

Timing capacitor for

function.

5VOUT

Regulated output voltage, 5V (typ).

RESET

CS403 数据表(PDF) 2 Page - Cherry Semiconductor Corporation

CS403 数据表(HTML) 2 Page - Cherry Semiconductor Corporation

Html Pages

1 2 3 4 5 6

数据表下载