CS8271 datasheet(3/6 Pages) CHERRY

3 / 6 page

Package Pin Description

PACKAGE PIN #

PIN SYMBOL

FUNCTION

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Electrical Characteristics: VOUT + 1V ² VIN ² 30V, 5V ² VOUT ² 12V, IOUT = 10mA, -40¡ ² TA ² 125¡, -40¡ ² TJ ² 150¡,

VENABLE = 0V; unless otherwise specified.

The output voltage of the CS8271 is adjustable to any value

between the reference voltage on the Adj pin, (1.272V Typ.)

and the maximum input voltage minus the dropout voltage.

To adjust the output voltage, a pair of external resistors R1

and R2 are connected as shown in Figure 1.

The equation for the output voltage is

VOUT = VREF x+ IAdj x R1

where Vref is the typical reference voltage and IAdj is the

adjust pin bias current. This is usually 500nA maximum.

Figure 1: Output Voltage Adjustment.

Adj

CS8271

VOUT

VREF

)

R1 + R2

(

Output Voltage Adjustment

Circuit Description

8L SOIC & PDIP

1VOUT

100mA output; adjustable from 5V to 12V.

Gnd

Ground.

3, 6, 7

No Connection.

Adj

Resistor divider from VOUT to Adj, sets output voltage.

Logic level switch, when HIGH, regulator is in sleep mode.

8VIN

Input voltage.

ENABLE

Enable Threshold

1.15

2.0

2.6

Enable Input Current

VENABLE = 2.6V

µA

VENABLE = 5V

µA

s Adjustment Pin

R1: Feedback resistor between VOUT and Adjust, R2: Adjust resistor to ground.

Reference Voltage

100µA ² IOU T² 100mA

1.246

1.272

1.297

Adjustment Pin Current

IAdj =

500

Note 1: Guaranteed by design, not 100% tested in production.

(VOUT - VREF)

VREF

ENABLE

CS8271 数据表(PDF) 3 Page - Cherry Semiconductor Corporation

CS8271 数据表(HTML) 3 Page - Cherry Semiconductor Corporation

Html Pages

1 2 3 4 5 6

数据表下载