数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT25DF161 数据表(PDF) 18 Page - List of Unclassifed Manufacturers

部件名 AT25DF161
功能描述  Minimum SPI Serial Flash Memory
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

AT25DF161 数据表(HTML) 18 Page - List of Unclassifed Manufacturers

Back Button AT25DF161_13 Datasheet HTML 14Page - List of Unclassifed Manufacturers AT25DF161_13 Datasheet HTML 15Page - List of Unclassifed Manufacturers AT25DF161_13 Datasheet HTML 16Page - List of Unclassifed Manufacturers AT25DF161_13 Datasheet HTML 17Page - List of Unclassifed Manufacturers AT25DF161_13 Datasheet HTML 18Page - List of Unclassifed Manufacturers AT25DF161_13 Datasheet HTML 19Page - List of Unclassifed Manufacturers AT25DF161_13 Datasheet HTML 20Page - List of Unclassifed Manufacturers AT25DF161_13 Datasheet HTML 21Page - List of Unclassifed Manufacturers AT25DF161_13 Datasheet HTML 22Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 52 page
background image
18
AT25DF161
Figure 8-8.
Program/Erase Resume
9.
Protection Commands and Features
9.1
Write Enable
The Write Enable command is used to set the Write Enable Latch (WEL) bit in the Status Register to a logical “1” state.
The WEL bit must be set before a Byte/Page Program, erase, Protect Sector, Unprotect Sector, Sector Lockdown, Freeze
Sector Lockdown State, Program OTP Security Register, or Write Status Register command can be executed. This makes
the issuance of these commands a two step process, thereby reducing the chances of a command being accidentally or
erroneously executed. If the WEL bit in the Status Register is not set prior to the issuance of one of these commands, then
the command will not be executed.
To issue the Write Enable command, the CS pin must first be asserted and the opcode of 06h must be clocked into the
device. No address bytes need to be clocked into the device, and any data clocked in after the opcode will be ignored.
When the CS pin is deasserted, the WEL bit in the Status Register will be set to a logical “1”. The complete opcode must
be clocked into the device before the CS pin is deasserted, and the CS pin must be deasserted on an even byte boundary
(multiples of eight bits); otherwise, the device will abort the operation and the state of the WEL bit will not change.
Figure 9-1.
Write Enable
SO
SI
SCK
CS
SO
SI
SCK
CS
3687H–DFLASH–5/2013



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com