CS4923-CL datasheet(16/56 Pages) CIRRUS

16 / 56 page

CS4923/4/5/6/7/8/9

DS262F2

SWITCHING CHARACTERISTICS—DIGITAL AUDIO INPUT

(TA = 25 °C; VA, VD = 3.3 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF)

Notes: 19. Master mode timing specifications are characterized, not production tested.

20. Master mode is defined as the CS4923 driving LRCLKN1(2) and SCLKN1(2). Master or Slave mode

can be programmed.

21. This timing parameter is defined from the non-active edge of SCLKN1(2). The active edge of

SCLKN1(2) is the point at which the data is valid.

22. This timing parameter is defined from the active edge of SCLKN1(2). The active edge of SCLKN1(2) is

the point at which the data is valid.

23. Slave mode is defined as SCLKN1(2) and LRCLKN1(2) being driven by an external source.

Parameter

Symbol

Min

Max

Unit

SCLKN1(2) period for both Master and Slave mode

(Note 19)

Tsclki

SCLKN1(2) duty cycle for Master and Slave mode

(Note 19)

Master Mode

(Note 19,20)

LRCLKN1(2) delay after SCLKN1(2) transition

(Note 21)

Tlrds

-10

SDATAN1(2) setup to SCLKN1(2) transition

(Note 22)

Tsdsum

SDATAN1(2) hold time after SCLKN1(2) transition

(Note 22)

Tsdhm

Slave Mode

(Note 23)

Time from active edge of SCLKN1(2) to LRCLKN1(2) transition

Tstlr

Time from LRCLKN1(2) transition to SCLKN1(2) active edge

Tlrts

SDATAN1(2) setup to SCLKN1(2) transition

(Note 22)

Tsdsus

SDATAN1(2) hold time after SCLKN1(2) transition

(Note 22)

Tsdhs

CS4923-CL 数据表(PDF) 16 Page - Cirrus Logic

CS4923-CL 数据表(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

CS4923-CL 数据表(PDF) 16 Page - Cirrus Logic

CS4923-CL 数据表(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载