数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5317 数据表(PDF) 13 Page - Cirrus Logic

部件名 CS5317
功能描述  16-Bit, 20 kHz Oversampling A/D Converter
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5317 数据表(HTML) 13 Page - Cirrus Logic

Back Button CS5317 Datasheet HTML 9Page - Cirrus Logic CS5317 Datasheet HTML 10Page - Cirrus Logic CS5317 Datasheet HTML 11Page - Cirrus Logic CS5317 Datasheet HTML 12Page - Cirrus Logic CS5317 Datasheet HTML 13Page - Cirrus Logic CS5317 Datasheet HTML 14Page - Cirrus Logic CS5317 Datasheet HTML 15Page - Cirrus Logic CS5317 Datasheet HTML 16Page - Cirrus Logic CS5317 Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 32 page
background image
characteristic form in which the damping factor,
ζ, and the natural frequency, ωn , are evident:
θ2
θ1
=
2
ζωns + ωn 2
s
2 + 2ζωns + ωn 2
Both the natur al frequency and the damping fac-
tor are particularly important in determining the
transient response of the phase-locked loop when
subjected to a step input of phase or frequency. A
family of curves are illustrated in Figure 6 that
indicate the overshoot and stability of the loop as
a function of the damping factor. Each response is
plotted as a function of the normalized time,
ωn t.
For a given
ζ and lock time, t, the ωn required
can be determined. Alternatively, phase lock con-
trol loop bandwidth may be a specified parameter.
In some systems it may be desirable to reduce the
-3dB bandwidth of the PLL control loop to re-
duce the effects of jitter in the phase of the input
clock. The 3 dB bandwidth of the PLL control
loop is defined by the following equation:
ω3dB = ωn
√
2
ζ2 + 1 +

(2ζ2 + 1)2 + 1
The equations used to describe the PLL and the
3 dB bandwidth are valid only if the frequency of
CLKIN is approximately 20 times greater than
the 3 dB corner frequency of the control loop.
Filter Components
Using the equations which describe the transfer
function of the PLL system, the following exter-
nal filter component equations can be determined:
C
=
KoKd
N
ωn 2
R
= 2
ζωn
N
KoKd
The gain factors (Ko, Kd) are specified in the
Analog Characteristics table. In the event the sys-
tem calls for very low bandwidth, hence a
corresponding reduction in loop gain, the phase
detector gain factor Kd can be reduced. A large
series resistor (R1) can be inserted between the
output of the detector and the filter. Then the
50
µA current sources will saturate to the supplies
and yield the following gain factor:
Kd
−5V
2
πR1
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
1.1
1.2
1.3
01
23
456
78
9
10
0.1
1
10
-10
-9
-8
-7
-6
-5
-4
-3
-2
-1
0
1
2
3
4
Figure 6a.
θ2 Unit Step Response
Figure 6b. Second Order PLL Frequency Response
ω
n
t.
θ
2
normalized to
θ
1
ω/ω
n
20 log(
θ
2
/
θ
1
)
ζ = 0.5
ζ = 0.6
ζ = 0.7
ζ = 0.8
ζ = 0.9
ζ = 1.0
ζ = 1.5
ζ = 2.0
ζ = 3.0
ζ = 10.0
ζ= 10.0
ζ= 0.5
ζ = 0.5
ζ = 10
CS5317
DS27F4
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com