DS1100LZ-50 datasheet(5/6 Pages) DALLAS

5 / 6 page

DS1100L

5 of 6

TERMINOLOGY

Period: The time elapsed between the leading edge of the first pulse and the leading edge of the

following pulse.

tWI (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the

1.5V point on the trailing edge or the 1.5V point on the trailing edge and the 1.5V point on the leading

edge.

tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the

input pulse.

tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the

input pulse.

tPLH (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input

pulse and the 1.5V point on the leading edge of any tap output pulse.

tPHL (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input

pulse and the 1.5V point on the trailing edge of any tap output pulse.

TEST SETUP DESCRIPTION

Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the

DS1100L. The input waveform is produced by a precision pulse generator under software control. Time

delays are measured by a time interval counter (20ps resolution) connected between the input and each

tap. Each tap is selected and connected to the counter by a VHF switch control unit. All measurements

are fully automated, with each instrument controlled by a central computer over an IEEE 488 bus.

TEST CONDITIONS INPUT:

Ambient Temperature:

25°C ±3°C

Supply Voltage (VCC):

3.3V ±0.1V

Input Pulse:

High = 3.0V ± 0.1V

Low = 0.0V ± 0.1V

Source Impedance:

W max

Rise and Fall Time:

3.0ns max (measured between 10% and 90%)

Pulse Width:

500ns (1µs for -500 version)

Period:

1µs (2µs for -500 version)

OUTPUT:

Each output is loaded with the equivalent of one 74F04 input gate. Delay is measured at the 1.5V level on

the rising and falling edge.

NOTE:

Above conditions are for test only and do not restrict the operation of the device under other data sheet

conditions.

DS1100LZ-50 数据表(PDF) 5 Page - Dallas Semiconductor

DS1100LZ-50 数据表(HTML) 5 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6

数据表下载