| 数据搜索系统,热门电子元器件搜索 |
|
IL711-2B 数据表(PDF) 3 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
IL711-2B 数据表(HTML) 3 Page - List of Unclassifed Manufacturers |
|
3 / 8 page ![]() 3 Electrical Specifications Electrical Specifications are Tmin to Tmax unless otherwise stated. Parameter Symbol 3.3 Volt Specifications 5 Volt Specifications Units Test Conditions DC Specifications Min. Typ. Max. Min. Typ. Max. Quiescent Supply Current IL711 I DD 1 810 10 15 A IL712 1.5 2 2.5 3 mA Quiescent Supply Current IL711 I DD2 3.3 4 5 6 mA IL712 1.5 2 2.5 3 mA Logic Input Current I I -10 10 -10 10 A Logic High Output Voltage V OH VDD-0.1 VDD VDD-0.1 VDD VI O =-20 A, V I =VIH 0.8*V DD VDD-0.5 0.8*V DD V DD-0.5 I O = -4 mA, V I =VIH Logic Low Output Voltage V OL 0 0.1 0 0.1 V I O = 20 A, V I =VIL 0.5 0.8 0.5 0.8 I O = 4 mA, V I =VIL Switching Specifications Maximum Data Rate 100 110 100 110 MBd C L = 15 pF Pulse Width PW 10 10 ns Propagation Delay Input to Output (High to Low) t PHL 12 18 10 15 ns C L = 15 pF Propagation Delay Input to Output ( Low to High) t PLH 12 18 10 15 ns C L = 15 pF Pulse Width Distortion (2) | tPHL- tPLH | PWD 2 3 2 3 ns C L = 15 pF Propagation Delay Skew (3) t PSK 4 6 4 6 ns C L = 15 pF Output Rise Time (10-90%) t R 2 4 1 3 ns C L = 15 pF Output Fall Time (10-90%) t F 2 4 1 3 ns C L = 15 pF Transient Immunity (Output Logic |CMH| 20 30 20 30 kV/ s Vcm = 300V High or Logic Low) (4) |CML| Channel to Channel Skew T CSK 2 3 2 3 ns C L = 15 pF IL711/712 ISOLOOP® NVE Corporation 11409 Valley View Road Eden Prairie, MN 55344-3617 USA Telephone: (952) 829-9217 Fax: (952) 829-9189 Internet: www.isoloop.com Notes: 1. Absolute Maximum ambient operating temperature means the device will not be damaged if operated under these conditions. It does not guarantee performance. 2. PWD is defined as | t PHL– tPLH |. %PWD is equal to the PWD divided by the pulse width. 3. t PSK is equal to the magnitude of the worst case difference in tPHL and/or t PLH that will be seen between units at 25 OC. 4. CM H is the maximum common mode voltage slew rate that can be sustained while maintaining V O > 0.8 VDD. CML is the maximum common mode input voltage that can be sustained while maintaining V O < 0.8 V. The common mode voltage slew rates apply to both rising and falling common mode voltage edges. 5. Device is considered a two terminal device: pins 1-4 shorted and pins 5-8 shorted. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |