EADOG

Page 4

ELECTRONIC ASSEMBLY reserves

the right to change specifications

without prior notice. Printing and

typographical

errors

reserved.

4 WIRE, 8-BIT SPI-MODE

Pin CS0 is used for chip select and

bus cycle reset. Pin CD is used to

determine the content of the data

been transferred. During each write

cycle, 8 bits of data, MSB first, are

latched on eight rising SCK edges

into an 8-bit data holder.

If CD=0, the data byte will be

decoded as command. If CD=1, this

8-bit will be treated as data and

transferred to proper address in the

Display Data RAM on the

rising edge of the last SCK

pulse.

Pin CD is examined when

SCK is pulled low for the

LSB (D0) of each token.The

toggle of CS0 for each byte

of

data/command

is

recommended but optional. The clock-pulse rate of the SCK line can be up to 8 MHz.

3 WIRE, 8-BIT SPI-MODE

The data format is identical to 4-wire,

8-bit SPI-mode. However in addition

to CS0 pin, CD pin transitions will

also reset the bus cycle in this mode.

If CS0 is hardwired to enable the

display, the bus can work properly

with only three signal pins.

The clock-pulse rate of the SCK line

can be up to 8 MHz.

Serial Modes

BM0

D6

Description

0

0

4-wire, 8-Bit SPI

0

1

3 wire, 8-Bit SPI

1

0

3-wire, 9-Bit SPI

1

1

2-wire, I2C

DATA TRANSFER

The EA DOGXL160-7 supports four serial modes. The data transfer is

can only be written; it cannot be read back. Compared to other displays, a

busy query is not necessary. The clock-pulse rate of the SCL line can be

up to 12 MHz at 3.3V, depending on the supply voltage and interface mode.

You will find more detailed information on timing in chapter „AC

CHARACTERISTICS“ of the data sheet of the UC1610 controller, which you will find on our website