L5150CS datasheet(6/34 Pages) STMICROELECTRONICS

6 / 34 page

Block diagram and pins description

L5150CJ / L5150CS

6/34

Doc ID 15542 Rev. 15

Table 2.

Pins description

Pin name

PowerSSO-12

pin #

SO-8

pin #

Function

Res_Adj

Reset adjustable threshold. Connected to an

appropriate external voltage divider, it allows to

properly set the reset threshold down to 3.5 V.

Connect to GND if not needed.

Res

Reset output. Internally connected to Vo through a

20 K

Ω pull up resistor. This pin is pulled low when

Vo <Vo_th. Keep open if not needed.

Vcr

Reset delay. Connect an external capacitor between

Vcr pin and ground to adjust the reset delay time.

Keep open if not needed.

GND

Ground reference.

5, 11, 8, 9

Not connected.

5 V regulated output. Block to GND with a ceramic

capacitor (Co ≥ 220 nF for regulator stability).

Supply voltage, block directly to GND on the IC with a

capacitor.

EWi

Early warning input. This pin monitors the VS voltage

level through a resistor divider. Connect to VS if not

needed.

EWo

Early warning output. Internally connected to Vo

through 20 K

Ω pull up resistor. This pin is pulled low

when EWi is below bandgap reference voltage. Keep

open if not needed.

TAB

TAB is connected to the substrate of the chip: connect

toGND or leave open (see Figure 2 for PowerSSO-12

only).

L5150CS 数据表(PDF) 6 Page - STMicroelectronics

L5150CS 数据表(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

数据表下载