数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EL4584CS 数据表(PDF) 3 Page - Elantec Semiconductor

部件名 EL4584CS
功能描述  Horizontal Genlock, 4 FSC
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ELANTEC [Elantec Semiconductor]
网页  http://www.elantec.com
标志 ELANTEC - Elantec Semiconductor

EL4584CS 数据表(HTML) 3 Page - Elantec Semiconductor

  EL4584CS Datasheet HTML 1Page - Elantec Semiconductor EL4584CS Datasheet HTML 2Page - Elantec Semiconductor EL4584CS Datasheet HTML 3Page - Elantec Semiconductor EL4584CS Datasheet HTML 4Page - Elantec Semiconductor EL4584CS Datasheet HTML 5Page - Elantec Semiconductor EL4584CS Datasheet HTML 6Page - Elantec Semiconductor EL4584CS Datasheet HTML 7Page - Elantec Semiconductor EL4584CS Datasheet HTML 8Page - Elantec Semiconductor EL4584CS Datasheet HTML 9Page - Elantec Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
EL4584C
Horizontal Genlock 4 FSC
AC Electrical Characteristics (V
DD
e
5V TA e 25 C unless otherwise noted)
Parameter
Conditions
Temp
Min
Typ
Max
Test
Units
Level
VCO Gain
20 MHz
Test Circuit 1
25 C
155
V
dB
H-sync SN Ratio
VDD e 5V (Note 2)
25 C35
V
dB
Jitter
VCXO Oscillator
25 C1
V
ns
Jitter
LC Oscillator (Typ)
25 C10
V
ns
Note 2 Noisy video signal input to EL4583C H-sync input to EL4584C Test for positive signal lock
Pin Description
Pin No
Pin Name
Function
1612
Prog ABC
Digital inputs to select d N value for internal counter See table below for values
3
OscVCO Out
Output of internal inverteroscillator Connect to external crystal or LC tank VCO circuit
4VDD (A)
Analog positive supply for oscillator PLL circuits
5
OscVCO In
Input from external VCO
6VSS (A)
Analog ground for oscillator PLL circuits
7
Charge Pump Out Connect to loop filter If the H-sync phase is leading or H-sync frequency l CLKdN current is pumped
into the filter capacitor to increase VCO frequency If H-sync phase is lagging or frequency k CLKdN
current is pumped out of the filter capacitor to decrease VCO frequency During coast mode or when
locked charge pump goes to a high impedance state
8
Div Select
Divide select input When high the internal divider is enabled and EXT DIV becomes a test pin
outputting CLKdN When low the internal divider is disabled and EXT DIV is an input from an
external dN
9
Coast
Tri-state logic input Low(k
VCC) e normal mode Hi Z(or
to
VCC) e fast lock mode
High(l
VCC) e coast mode
10
H-sync In
Horizontal sync pulse (CMOS level) input
11
VDD (D)
Positive supply for digital IO circuits
12
Lock Det
Lock Detect output Low level when PLL is locked Pulses high when out of lock
13
Ext Div
External Divide input when DIV SEL is low internal dN output when DIV SEL is high
14
VSS (D)
Ground for digital IO circuits
15
CLK Out
Buffered output of the VCO
VCO Divisors Table 1
Prog A
Prog B
Prog C
Div Value
Pin 16
Pin 1
Pin 2
N
0
0
0
851
0
0
1
864
0
1
0
944
0
1
1
1135
1
0
0
682
1
0
1
858
1
1
0
780
1
1
1
910
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com