| 数据搜索系统,热门电子元器件搜索 |
|
IR2213PBF 数据表(PDF) 3 Page - International Rectifier |
|
|
|||||||||||||||||||||||||||||
IR2213PBF 数据表(HTML) 3 Page - International Rectifier |
|
3 / 18 page ![]() IR2213(S)PBF 3 www.irf.com © 2014 International Rectifier February 4, 2014 Absolute Maximum Ratings Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions. Recommended Operating Conditions Symbol Definition Min. Max. Units VB High Side Floating Supply Voltage -0.3 1225 V VS High Side Floating Supply Offset Voltage VB - 25 VB + 0.3 VHO High Side Floating Output Voltage VS - 0.3 VB + 0.3 VCC Low Side Fixed Supply Voltage -0.3 25 VLO Low Side Output Voltage -0.3 VCC + 0.3 VDD Logic Supply Voltage -0.3 VSS + 25 VSS Logic Supply Offset Voltage VCC - 25 VCC + 0.3 VIN Logic Input Voltage (HIN, LIN & SD) VSS - 0.3 VDD + 0.3 dVs/dt Allowable Offset Supply Voltage Transient (Figure 2) — 50 V/ns PD Package Power Dissipation @ TA ≤ +25˚C @ TA ≥ +25°C (14 Lead PDIP) (14 Lead PIDP) — 1.6 W (16 Lead SOIC) — 1.25 RTHJA Thermal Resistance, Junction to Ambient (14 Lead PDIP) (14 Lead PDIP) — 75 °C/W (16 Lead SOIC) — 100 TJ Junction Temperature — 125 °C TS Storage Temperature -55 150 TL Lead Temperature (Soldering, 10 seconds) — 300 The Input / Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The VS and VSS offset ratings are tested with all supplies biased at 15 V differential. Symbol Definition Min. Max. Units VB High Side Floating Supply Absolute Voltage VS + 12 VS + 20 V VS High Side Floating Supply Offset Voltage † 1200 VHO High Side Floating Output Voltage VS VB VCC Low Side Fixed Supply Voltage 12 20 VLO Low Side Output Voltage 0 VCC VDD Logic Supply Voltage VSS + 3 VSS + 20 VSS Logic Supply Offset Voltage -5 †† 5 VIN Logic Input Voltage (HIN, LIN & SD) VSS VDD † Logic operational for VS of -5 to +1200V. Logic state held for VS of -5V to -VBS. (Please refer to the Design Tip DT97- 3 for more details). †† When VDD<5V, the minimum VSS offset is limited to -VDD |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |