 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ML22808 数据表(PDF) 7 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
ML22808 数据表(HTML) 7 Page - List of Unclassifed Manufacturers |
|
|
7 / 41 page  FEDL2280XFULL-04 ML22808/ML22804/Ml22802-XXX PIN DESCRIPTION Pin Symbol Type Description 1 XT I Connects to a crystal or a ceramic resonator. A feedback resistor of around 1 M Ω is built in between this XT pin and XT pin. When using an external clock, input the clock from this pin. If a crystal or a ceramic resonator is used, connect it as close to the LSI as possible. 2 XT O Connects to a crystal or a ceramic resonator. When using an external clock, leave this pin open. If a crystal or a ceramic resonator is used, connect it as close to the LSI as possible 3 TEST0 I Input pin for testing. Tie this pin at a “L” level (DGND level). 4 TEST1 I Input pin for testing. Tie this pin at a “L” level (DGND level). 5 DGND — Digital ground pin. 6 DIPH I Pin for choosing between rising edges and falling edges as to the edges of the SCK pulses used for shifting serial data input to the DI pin into the inside of the LSI. When this pin is at a “L” level, DI input data is shifted into the LSI on the rising edges of the SCK clock pulses; when this pin is at a “H” level, DI input data is shifted into the LSI on the falling edges of the SCK clock pulses. 7 (SEL) SEL0 I Memory bank selecting pin. Enabled when memory bank selecting is specified at the time the PUP1 or PUP2 command is input. Do not change during speech playback (when the BUSY pin is at “L”) 8 (TEST2) SEL1 I ML22808/ML22804/ML22P808/ML22P804: Memory bank selecting pin. Enabled when memory bank selecting is specified at the time the PUP1 or PUP2 command is input. Do not change during speech playback (when the BUSY pin is at “L”) ML22802/ML22P802: Input pin for testing. Tie this pin at “L” (DGND level). 9 CS I Chip select input pin. A “L” level on this pin enables the serial interface. 10 SCK I Serial clock input pin. 11 DI I Serial data input pin. 12 BUSY O Pin that outputs a signal that indicates the phrase playback status. If the LSI is playing a phrase, this pin outputs a “L” level. If the LSI is in a standby state, this pin outputs a “H” level. 13 NCR O Pin that outputs a signal that indicates whether command input is enabled or disabled. If command input is enabled, this pin outputs a “H” level. If command input is disabled, this pin outputs a “L” level. 14 RESET I During a reset input, the entire circuit is stopped and enters a power down state. Upon power-on, input a “L” level to this pin. Put this pin into a “H” level after the power supply voltage is stabilized. 18 TESTO0 O Output pin for testing. Leave this pin open. 19,24 PGND — Ground pin for the internal P2ROM. 22 PVDD — Power supply pin for the internal P2ROM. Connect a capacitor of 0.1 μF or more between this pin and PGND. 23 TESTO1 O Output pin for testing. Leave this pin open. 7/41 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
