Click To Buy

Information furnished by Linear Integrated Systems and Micross Components is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or

other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.

FEATURES 

LOW DRIFT 

LOW LEAKAGE 

LOW NOISE 

LOW OFFSET VOLTAGE 

ABSOLUTE MAXIMUM RATINGS @ 25°C (unless otherwise noted) 

Maximum Temperatures 

Storage Temperature ‐65°C to +150°C 

Operating Junction Temperature 

+150°C 

Maximum Voltage and Current for Each Transistor – Note 1 

Gate Voltage to Drain or Source 

60V 

Drain to Source Voltage 

60V 

Gate Forward Current 

50mA 

Maximum Power Dissipation 

Device Dissipation @ Free Air – Total                 400mW @ +125°C 

 

MATCHING CHARACTERISTICS @ 25°C UNLESS OTHERWISE NOTED

SYMBOL 

CHARACTERISTICS 

VALUE 

UNITS 

CONDITIONS 

DRIFT VS. 

TEMPERATURE 

10 

µV/°C 

OFFSET VOLTAGE 

5 

mV 

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL 

CHARACTERISTICS 

MIN. 

TYP. 

MAX. 

UNITS 

CONDITIONS 

Breakdown Voltage 

60 

‐‐ 

‐‐ 

V 

Gate‐To‐Gate Breakdown 

60 

‐‐ 

‐‐ 

V 

 

TRANSCONDUCTANCE 

Full Conduction 

 

1500 

 

‐‐ 

 

‐‐ 

 

µmho 

 

VDG= 15V         VGS= 0V      f = 1kHz 

Typical Operation 

1000 

1500 

‐‐ 

µmho 

     VDG= 15V         ID= 500µA     

Mismatch 

‐‐ 

0.6 

3 

%  

 

DRAIN CURRENT 

Full Conduction 

 

1.5 

 

5 

 

15 

 

mA 

 

VDG= 15V              VGS= 0V 

Mismatch at Full Conduction 

‐‐ 

1 

5 

%  

 

GATE VOLTAGE 

Pinchoff voltage 

 

1 

 

‐‐ 

 

3.5 

 

V 

 

Operating Range 

0.5 

‐‐ 

3.5 

V 

 

GATE CURRENT 

Operating 

 

‐‐ 

 

15 

 

50 

 

pA 

 

High Temperature 

‐‐ 

‐‐ 

50 

nA 

 

‐‐ 

5 

30 

pA 

At Full Conduction 

‐‐ 

‐‐ 

100 

pA 

 

OUTPUT CONDUCTANCE 

Full Conduction 

 

‐‐ 

 

‐‐ 

 

20 

 

µmho 

 

Operating 

‐‐ 

0.2 

2 

µmho 

Differential 

‐‐ 

0.02 

0.2 

µmho 

 

CMR 

COMMON MODE REJECTION 

 

90 

 

110 

 

‐‐ 

 

dB 

 

‐‐ 

85 

‐‐ 

 

NF 

NOISE 

Figure 

 

‐‐ 

 

‐‐ 

 

0.5 

 

dB 

f= 100Hz           NBW= 6Hz 

Voltage 

‐‐ 

‐‐ 

7 

nV/√Hz 

‐‐ 

‐‐ 

11 

 

CAPACITANCE 

Input 

 

‐‐ 

 

‐‐ 

 

8 

 

 

pF 

 

 

 

Reverse Transfer 

‐‐ 

‐‐ 

3 

Drain‐to‐Drain 

‐‐ 

0.5 

‐‐ 

LS844

MONOLITHIC DUAL

N-CHANNEL JFET

Linear Systems Ultra Low Leakage Low Drift Monolithic Dual JFET

LS844 Applications:

Wideband Differential Amps

High-Speed,Temp-Compensated Single-

Ended Input Amps

High-Speed Comparators

Impedance Converters and vibrations

detectors.

The LS844 is a high-performance monolithic dual

JFET featuring extremely low noise, tight offset voltage

and low drift over temperature specifications, and is

targeted for use in a wide range of precision

instrumentation applications. The LS844 features a 5-

mV offset and 10-µV/°C drift.

The 8 Pin P-DIP and 8 Pin SOIC provide ease of

manufacturing, and the symmetrical pinout prevents

improper orientation.

(See Packaging Information).

Available Packages:

LS844 / LS844 in PDIP & SOIC

LS844 / LS844 available as bare die

Note 1 – These ratings are limiting values above which the serviceability of any semiconductor may be impaired

Tel: +44 1603 788967

PDIP & SOIC (Top View)