数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7232A 数据表(PDF) 155 Page - STMicroelectronics

部件名 ST7232A
功能描述  8-BIT MICROCONTROLLER WITH 8K FLASH/ROM, ADC, 4 TIMERS, SPI, SCI INTERFACE
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7232A 数据表(HTML) 155 Page - STMicroelectronics

Back Button ST7232A Datasheet HTML 149Page - STMicroelectronics ST7232A Datasheet HTML 150Page - STMicroelectronics ST7232A Datasheet HTML 151Page - STMicroelectronics ST7232A Datasheet HTML 152Page - STMicroelectronics ST7232A Datasheet HTML 153Page - STMicroelectronics ST7232A Datasheet HTML 154Page - STMicroelectronics ST7232A Datasheet HTML 155Page - STMicroelectronics ST7232A Datasheet HTML 156Page - STMicroelectronics ST7232A Datasheet HTML 157Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 155 / 157 page
background image
ST7232A
155/157
DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont’d)
tion is not doing anything between the idle and the
break. This can be ensured by temporarily disa-
bling interrupts.
The exact sequence is:
- Disable interrupts
- Reset and Set TE (IDLE request)
- Set and Reset SBK (Break Request)
- Re-enable interrupts
15.1.6 39-Pulse ICC Entry Mode
For Flash devices, ICC mode entry using ST7 ap-
plication clock (39 pulses) is not supported. Exter-
nal clock mode must be used (36 pulses). Refer to
the ST7 Flash Programming Reference Manual.
15.2 ROM DEVICES ONLY
15.2.1 I/O Port A and F Configuration
When using an external quartz crystal or ceramic
resonator, a few fOSC2 clock periods may be lost
when the signal pattern in Table 31 occurs . This is
because this pattern causes the device to enter
test mode and return to user mode after a few
clock periods. User program execution and I/O
status are not changed, only a few clock cycles are
lost.
This happens with either one of the following con-
figurations:
PA3=0, PF4=1, PF1=0 while PLL option is disa-
bled and PF0 is toggling
PA3=0, PF4=1, PF1=0, PF0=1 while PLL option is
enabled
This is detailed in the following table
Table 31. Port A and F Configuration:
As a consequence, for cycle-accurate operations,
these configurations are prohibited in either input
or output mode.
Workaround:
To avoid this occurring, it is recommended to con-
nect one of these pins to GND (PF4 or PF0) or
VDD (PA3 or PF1).
15.2.2 External clock source with PLL
PLL is not supported with external clock source.
PLL PA3 PF4 PF1
PF0
Clock
Disturbance
OFF
010
Toggling
Max. 2 clock cy-
cles lost at each
rising or falling
edge of PF0
ON
010
1
Max. 1 clock cy-
cle lost out of
every 16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com