| 数据搜索系统,热门电子元器件搜索 |
|
AT90CAN32 数据表(PDF) 21 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90CAN32 数据表(HTML) 21 Page - ATMEL Corporation |
|
21 / 428 page ![]() 21 7679H–CAN–08/08 AT90CAN32/64/128 Figure 4-2. Data Memory Map 4.2.2 SRAM Data Access Times This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk CPU cycles as described in Figure 4-3. Figure 4-3. On-chip Data SRAM Access Cycles 32 Registers 64 I/O Registers Internal SRAM (ISRAM size) 0x0000 - 0x001F 0x0020 - 0x005F XMem start ISRAM end 0xFFFF 0x0060 - 0x00FF Data Memory External SRAM (XMem size) 160 Ext I/O Reg. ISRAM start clk WR RD Data Data Address Address valid T1 T2 T3 Compute Address CPU Memory Access Instruction Next Instruction |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |