ICS553MT datasheet(5/6 Pages) ICST

5 / 6 page

LOW SKEW 1 TO 4 CLOCK BUFFER

MDS 553 B

Revision 052501

Int egrat ed C i rcuit Syste ms q 525 R a ce S t r eet, San Jose, CA 95126 q t e l (40 8 ) 295 -9800 q

w w w. icst . c om

ICS553

AC Electrical Characteristics

VDD = 2.5V ±5%, Ambient Temperature 0 to +70

° C, unless stated otherwise

VDD = 3.3V ±5%, Ambient Temperature 0 to +70

° C, unless stated otherwise

VDD = 5V ±5%, Ambient Temperature 0 to +70

° C, unless stated otherwise

Notes: 1. With rail to rail input clock

2. Between any 2 outputs with equal loading.

3. Duty cycle on outputs will match incoming clock duty cycle. Consult ICS for tight duty cycle clock

generators.

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

Input Frequency

200

MHz

Output Rise Time

tOR

0.8 to 2.0V, CL=15pF

1.5

Output Fall Time

tOF

2.0 to 0.8V, CL=15pF

1.5

Propagation Delay

Note 1

Output to output skew

Note 2

Rising edges at VDD/2

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

Input Frequency

200

MHz

Output Rise Time

tOR

0.8 to 2.0V, CL=15pF

1.0

Output Fall Time

tOF

2.0 to 0.8V, CL=15pF

1.0

Propagation Delay

Note 1

2.6

Output to output skew

Note 2

Rising edges at VDD/2

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

Input Frequency

200

MHz

Output Rise Time

tOR

0.8 to 2.0V, CL=15pF

0.7

Output Fall Time

tOF

2.0 to 0.8V, CL=15pF

0.7

Propagation Delay

Note 1

2.5

Output to output skew

Note 2

Rising edges at VDD/2

ICS553MT 数据表(PDF) 5 Page - Integrated Circuit Systems

ICS553MT 数据表(HTML) 5 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6

数据表下载

链接网址

ICS553MT 数据表(PDF) 5 Page - Integrated Circuit Systems

ICS553MT 数据表(HTML) 5 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6

数据表 下载

链接网址

数据表下载