| 数据搜索系统,热门电子元器件搜索 |
|
ICS604 数据表(PDF) 3 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS604 数据表(HTML) 3 Page - Integrated Circuit Systems |
|
3 / 4 page ![]() ICS604 Intel Graphics Clock Source MDS 604 A 3 Revision 022499 Printed 11/14/00 Integrated Circuit Systems • 525 Race Street • San Jose • CA • 95126 •(408)295-9800tel•(408)295-9818fax PRELIMINARY PRELIMINARY INFORMATION INFORMATION Parameter Conditions Minimum Typical Maximum Units ABSOLUTE MAXIMUM RATINGS (note 1) ABSOLUTE MAXIMUM RATINGS (note 1) Supply Voltage, VDDC or VDDIO Referenced to GND 7 V Inputs Referenced to GND -0.5 VDDC+0.5 V Clock Outputs Referenced to GND -0.5 VDDC+0.5 V Ambient Operating Temperature 0 70 C Soldering Temperature Max of 10 seconds 260 C Storage temperature -65 150 C DC CHARACTERISTICS (VDDC = 5 V unless otherwise noted) DC CHARACTERISTICS (VDDC = 5 V unless otherwise noted) Operating Voltage, VDDC 3 5.5 V Operating Voltage, VDDIO 3 VDDC V Input High Voltage, VIH. Clock input ICLK (Pin 1) (VDDIO/2)+1 VDDIO/2 V Input Low Voltage, VIL. Clock input ICLK (Pin 1) VDDIO/2 (VDDIO/2)-1 V Output High Voltage, VOH IOH=-8 mA VDDIO-0.4 V Output High Voltage, VOH IOH=-25 mA 2.4 V Output Low Voltage, VOL IOL=25 mA 0.4 V IDD Operating Supply Current No load 18 mA Short Circuit Current Output clocks 100 mA AC CHARACTERISTICS (VDDC = 5 V unless otherwise noted) AC CHARACTERISTICS (VDDC = 5 V unless otherwise noted) Input Frequency, crystal input 14.31818 MHz Input Frequency, clock input 14.31818 MHz Actual mean frequency error vs target 48.0 MHz 0 ppm 24.576 MHz 32 ppm Output Clock Rise Time 0.8 to 2.0V 1 ns Output Clock Fall Time 2.0 to 0.8V 1 ns Output Clock Duty Cycle at VDDIO/2 40 60 % Absolute Clock Period Jitter, deviation 48.0 MHz ±250 ps from mean. VDDC = 5 V, VDDIO = 3.3 V 24.576 MHz ±125 ps Absolute Clock Period Jitter, deviation 48.0 MHz ±350 ps from mean. VDDC = 3.3 V, VDDIO = 3.3 V 24.576 MHz ±160 ps One Sigma Clock Period Jitter, 48.0 MHz 90 ps VDDC = 5 V, VDDIO = 3.3 V 24.576 MHz 40 ps One Sigma Clock Period Jitter, 48.0 MHz 110 ps VDDC = 3.3 V, VDDIO = 3.3 V 24.576 MHz 50 ps Electrical Specifications Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability. 2. Typical values are at 25 C. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |