数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS9341 数据表(PDF) 2 Page - Integrated Circuit Systems

部件名 ICS9341
功能描述  133MHz Clock Generator and Integrated Buffer for PowerPC?
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS9341 数据表(HTML) 2 Page - Integrated Circuit Systems

  ICS9341 Datasheet HTML 1Page - Integrated Circuit Systems ICS9341 Datasheet HTML 2Page - Integrated Circuit Systems ICS9341 Datasheet HTML 3Page - Integrated Circuit Systems ICS9341 Datasheet HTML 4Page - Integrated Circuit Systems ICS9341 Datasheet HTML 5Page - Integrated Circuit Systems ICS9341 Datasheet HTML 6Page - Integrated Circuit Systems ICS9341 Datasheet HTML 7Page - Integrated Circuit Systems ICS9341 Datasheet HTML 8Page - Integrated Circuit Systems ICS9341 Datasheet HTML 9Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 2 / 9 page
background image
2
ICS9341
Pin Descriptions
Pin number
Pin name
Type
D escription
1
G N D REF
PWR
G round pin for REF clocks.
2
X 1
IN
X TA L_IN 14.318M H z crystal input.
3
X 2
O UT
XTAL_OUT Crystal output.
4, 16
V D D PCI
PWR
3.3V olts pow er pin for PCICLK s.
5, 6, 7, 8, 17, 18,
19, 20
PCICLK (1:8)
O U T
PCI clock output at 3.3V . Synchronous to CPU clocks.
9, 24
G N D PCI
PWR
G round pin for PCI clocks.
10
G N D CPU B
PWR
G round pin for CPU B clocks.
11, 12, 13, 14
CPU B (1:4)
O U T
CPU CLK outputs up to 133.3M H z.
15
V D D CPU B
PWR
Pow er pin for the CPU bank B CLK s. 3.3V .
21, 22
FS (0:1)
IN
Logic - input for frequency selection.
23, 41
*O U T_SEL (0:1)
IN
These control the output functionality of the O U T and O U T/2 pins.
Refer to table for details.
24
G N D PCI
PWR
G nd pin for PCICLK s.
25
V D D A
PWR
Pow er for analog outputs.
26
*PCI_STO P#
IN
This active low input stops PCI clocks.
27, 28
N/C
-
Not connected
29
G N D D
PWR
D igitial ground
30
G N D A
PWR
A nalog ground
31
G N D O U T
PWR
G round for output pins.
32
OUT/2
O U T
H alf the O U T frequency. D ependent on O U T_SEL. Refer to table
for details.
33
OUT
O U T
This output frequency is dependent on O U T_SEL. Refer to table for
details.
34
V D D O U T
PWR
Pow er for O U T pins 3.3V .
35
V D D D
PWR
Pow er for digitial outputs.
36
CPU B_STO P#**
IN
This active low input stops the CPU B clocks at a logic "0" level
when input low .
45, 44, 38, 37
CPU A (1:4)
O U T
CPU CLK outputs up to 133.3M H z.
39
V D D CPU A
PWR
Pow er pin for the CPU bank A CLK s. 3.3V .
40
PD #
IN
This asynchronous input pow ers dow n the chip w hen drive
active(Low ). The internal PLLs are disabled and all the output clocks
are held at a Low state.
42
G N D CPU A
PWR
G round pin for CPU B clocks.
43
SS_EN
IN
Spread spectrum is turned on by driving this input high and turned
off by driving low .
46
V D D REF
PWR
Pow er pin for REF clocks.
47, 48
REF
O U T
14.318M H z reference clock outputs at 3.3V .



Html Pages

1 2 3 4 5 6 7 8 9


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com