数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IMP708ESA 数据表(PDF) 4 Page - IMP, Inc

部件名 IMP708ESA
功能描述  LOW-POWER 關P SUPERVISOR CIRCUITS
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IMP [IMP, Inc]
网页  http://www.ds-imp.com.cn/index.asp
标志 IMP - IMP, Inc

IMP708ESA 数据表(HTML) 4 Page - IMP, Inc

  IMP708ESA Datasheet HTML 1Page - IMP, Inc IMP708ESA Datasheet HTML 2Page - IMP, Inc IMP708ESA Datasheet HTML 3Page - IMP, Inc IMP708ESA Datasheet HTML 4Page - IMP, Inc IMP708ESA Datasheet HTML 5Page - IMP, Inc IMP708ESA Datasheet HTML 6Page - IMP, Inc IMP708ESA Datasheet HTML 7Page - IMP, Inc IMP708ESA Datasheet HTML 8Page - IMP, Inc IMP708ESA Datasheet HTML 9Page - IMP, Inc  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
4
408-432-9100/www.impweb.com
©
1999 IMP, Inc.
IMP705/6/7/8, 8
IMP705/6/7/8, 8113L
3L
Pin Descriptions
Feature Summary
Pin Number
IMP705/706
IMP707/708
IMP813L
DIP/SO MicroSO DIP/SO MicroSO DIP/SO MicroSO Name
Function
Manual RESET input. The active LOW input triggers a reset
1
3
1
3
1
3
MR
pulse. A 250
µA pull-up current allows the pin to be driven
by TTL / CMOS logic or shorted to ground with a switch.
2
424
2
4
VCC
+5V power supply input.
3
5
3
5
3
5
GND
Ground reference for all signals.
Power-fail voltage monitor input. With PFI less than
4
6
4
6
4
6
PFI
1.25V, PFO goes low. Connect PFI to ground or VCC
when not used.
5
7
5
7
5
7
PFO
Power-fail output. The output is active LOW and sinks
current when PFI is less than 1.25V.
Watchdog input. WDI controls the internal watchdog
timer. A HIGH or LOW signal for 1.6sec at WDI
allows the internal timer to run-out, setting WDO LOW.
68
——
6
8
WDI
The watchdog function is disabled by floating WDI or
by connecting WDI to a high-impedance three-state
buffer. The internal watchdog timer clears when:
RESET is asserted; WDI is three-stated; or WDI sees
a rising or falling edge.
——
6
——
NC
Not connected.
Active-LOW reset output. Pulses LOW for 200ms
when triggered, and stays low whenever VCC is below
the reset threshold (IMP705: 4.65V, IMP705J: 4.00V,
7
171
——
RESET
IMP706: 4.40V). RESET remains LOW for 200ms
after VCC rises above the RESET threshold or MR
goes from LOW to HIGH. A watchdog timeout will not
trigger RESET unless WDO is connected to MR.
Watchdog output. WDO pulls LOW when the 1.6 sec
internal watchdog timer times-out and does not go
HIGH until the watchdog is cleared. In addition, when
82
——
8
2
WDO
VCC is below the reset threshold, WDO remains low.
Unlike RESET, WDO does not have a minimum pulse
width and as soon as VCC exceeds the reset
threshold, WDO goes HIGH with no delay.
——
8
2
7
1
RESET
Active-HIGH reset output
. RESET is the inverse of
RESET. The IMP813L has only a RESET output.
IMP705
IMP706
IMP707
IMP708
IMP813L
Power-fail detector
I
I
III
Brownout detection
I
I
III
Manual RESET input
I
I
III
Power-up/down RESET
I
I
III
Watchdog timer
II
I
Active-HIGH RESET output
III
Active-LOW RESET output
II
I
I
RESET threshold
4.65V/4.00V
4.40V
4.65V
4.40V
4.65V



Html Pages

1 2 3 4 5 6 7 8 9


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com