DD28F032SA datasheet(21/49 Pages) INTEL

21 / 49 page

DD28F032SA

6.3 Timing Nomenclature

All 3.3V system timings are measured from where signals cross 1.5V.

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

tCE

tELQV time(t) from CEX# (E) going low (L) to the outputs (Q) becoming valid (V)

tOE

tGLQV time(t) from OE # (G) going low (L) to the outputs (Q) becoming valid (V)

tACC

tAVQV time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)

tAS

tAVWH time(t) from address (A) valid (V) to WE# (W) going high (H)

tDH

tWHDX time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

Pin Characters

Pin States

Address Inputs

High

Data Inputs

Low

Data Outputs

Valid

ECEX# (Chip Enable)

Driven, but not necessarily valid

BYTE# (Byte Enable)

High Impedance

OE# (Output Enable)

WE# (Write Enable)

RP# (Deep Power-Down Pin)

RY/BY# (Ready Busy)

Any Voltage Level

3/5# Pin

VCC at 4.5V Minimum

VCC at 3.0V Minimum

DD28F032SA 数据表(PDF) 21 Page - Intel Corporation

DD28F032SA 数据表(HTML) 21 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表下载