 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
HCS373MS 数据表(PDF) 1 Page - Intersil Corporation |
|
|
|||||||||||||||||||||||||||||
HCS373MS 数据表(HTML) 1 Page - Intersil Corporation |
|
|
1 / 10 page  346 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999 Ordering Information PART NUMBER TEMPERATURE RANGE SCREENING LEVEL PACKAGE HCS373DMSR -55oC to +125oC Intersil Class S Equivalent 20 Lead SBDIP HCS373KMSR -55oC to +125oC Intersil Class S Equivalent 20 Lead Ceramic Flatpack HCS373D/Sample +25oC Sample 20 Lead SBDIP HCS373K/Sample +25oC Sample 20 Lead Ceramic Flatpack HCS373HMSR +25oC Die Die HCS373MS Radiation Hardened Octal Transparent Latch, Three-State Pinouts 20 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T20 TOP VIEW 20 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDFP4-F20 TOP VIEW 11 12 13 14 15 16 17 18 20 19 10 9 8 7 6 5 4 3 2 1 OE Q0 D0 D1 Q1 Q2 D3 D2 Q3 GND VCC D7 D6 Q6 Q7 Q5 D5 D4 Q4 LE 2 3 4 5 6 7 8 120 19 18 17 16 15 14 13 OE Q0 D0 D1 Q1 Q2 D2 D3 9 10 12 11 Q3 GND VCC Q7 D7 D6 Q6 Q5 D5 D4 Q4 LE Features • 3 Micron Radiation Hardened CMOS SOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit- Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.5V • Input Logic Levels - VIL = 0.3 VCC Max - VIH = 0.7 VCC Min • Input Current Levels Ii ≤ 5µA at VOL, VOH Description The Intersil HCS373MS is a Radiation Hardened octal transpar- ent three-state latch with an active-low output enable. The HCS373MS utilizes advanced CMOS/SOS technology. The out- puts are transparent to the inputs when the Latch Enable (LE) is HIGH. When the Latch Enable (LE) goes LOW, the data is latched. The Output Enable (OE) controls the three-state outputs. When the Output Enable (OE) is HIGH, the outputs are in the high impedance state. The latch operation is independent of the state of the Output Enable. The HCS373MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family. The HCS373MS is supplied in a 20 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix). September 1995 Spec Number 518845 File Number 2135.2 |
类似零件编号 - HCS373MS |
|
类似说明 - HCS373MS |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
