数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F10366ASP 数据表(PDF) 77 Page - Renesas Technology Corp

部件名 R5F10366ASP
功能描述  RENESAS MCU
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F10366ASP 数据表(HTML) 77 Page - Renesas Technology Corp

Back Button R5F10366ASP Datasheet HTML 73Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 74Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 75Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 76Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 77Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 78Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 79Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 80Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 81Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 110 page
background image
RL78/G12
3. ELECTRICAL SPECIFICATIONS (G: TA =
−40 to +105°C)
R01DS0193EJ0200 Rev.2.00
Sep 06, 2013
Page 77 of 106
3.5 Peripheral Functions Characteristics
AC Timing Test Point
VIH/VOH
VIL/VOL
Test points
VIH/VOH
VIL/VOL
3.5.1 Serial array unit
(1) During communication at same potential (UART mode)
(TA =
−40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)
Parameter
Symbol
Conditions
HS (high-speed main) Mode
Unit
MIN.
MAX.
Transfer rate
Note 1
fMCK/12
bps
Theoretical value of the maximum transfer rate
fCLK = fMCK
Note2
2.0
Mbps
Notes 1.
Transfer rate in the SNOOZE mode is 4800 bps only.
2.
The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:
HS (high-speed main) mode: 24 MHz (2.7 V
≤ VDD ≤ 5.5 V)
16 MHz (2.4 V
≤ VDD ≤ 5.5 V)
Caution
Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by
using port input mode register g (PIMg) and port output mode register g (POMg).
UART mode connection diagram (during communication at same potential)
RL78
microcontroller
TxDq
RxDq
Rx
Tx
User's device
UART mode bit width (during communication at same potential) (reference)
TxDq
RxDq
Baud rate error tolerance
High-/Low-bit width
1/Transfer rate
Remarks 1.
q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)
2.
fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial
mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com