数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AN2583 数据表(PDF) 10 Page - STMicroelectronics

部件名 AN2583
功能描述  M41T00AUD real-time clock with audio
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

AN2583 数据表(HTML) 10 Page - STMicroelectronics

Back Button AN2583 Datasheet HTML 6Page - STMicroelectronics AN2583 Datasheet HTML 7Page - STMicroelectronics AN2583 Datasheet HTML 8Page - STMicroelectronics AN2583 Datasheet HTML 9Page - STMicroelectronics AN2583 Datasheet HTML 10Page - STMicroelectronics AN2583 Datasheet HTML 11Page - STMicroelectronics AN2583 Datasheet HTML 12Page - STMicroelectronics AN2583 Datasheet HTML 13Page - STMicroelectronics AN2583 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 18 page
background image
Audio characteristics
AN2583
10/18
2.2.3
Getting more power
One technique for increasing the deliverable power is to add a negative supply equal in
magnitude to the positive supply. This is depicted in Figure 10. With this addition, the
midpoint, VX, is at ground. One advantage of this is that no coupling capacitor is required
thus removing any frequency roll off effects due to using an imperfect, real-world capacitor.
Figure 10.
Amplifier with symmetric supplies
Thus, without the capacitor, VL = VX. For this topology, ignoring the VDS drops in Q1 and Q2
as before, VX will swing between VDD and –VDD as shown in Figure 11.
Figure 11.
Output of amplifier with symmetric supplies
As before, the continuous power to the load is
At maximum continuous output power, VL-PK equals VDD, so this becomes
Thus, compared to Equation 1, by adding the negative supply, the maximum power
increased by a factor of 4. The same effect could also be achieved by doubling VDD in the
circuit of Figure 7.
But either way, adding a supply or doubling the voltage can be costly. It is preferred to get
the increase in power without such additional costs.
VDD
VX
VL
VIN
+
VDSP
+
VDSN
RL
+
VSS = –VDD
Q2
Q1
GND
ai13936
VDD
0
VDD
VL = VX
VLPP
VL-PK
ai13937
L
2
PK
-
L
AV
-
L
R
2
V
P
=
L
2
DD
L
2
PK
-
L
max
-
AV
-
L
R
2
V
R
2
V
P
=
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com