UPD178024 datasheet(8/56 Pages) NEC

8 / 56 page

µPD178023, 178024

Data Sheet U14126EJ1V0DS00

PIN NAME

AMIFC

: AM intermediate frequency counter input

ANI0-ANI5

: A/D converter input

BEEP0

: Buzzer output

EO0, EO1

: Error out output

FMIFC

: FM intermediate frequency counter input

GND

: Ground

GNDPLL

: PLL ground

GNDPORT

: Port ground

: Internally connected

INTP0-INTP4 : Interrupt input

P00-P06

: Port 0

P10-P15

: Port 1

P30-P37

: Port 3

P40-P47

: Port 4

P50-P57

: Port 5

P60-P67

: Port 6

P70-P77

: Port 7

P120-P125

: Port 12

P130-P132

: Port 13

REGCPU

: Regulator for CPU power supply

REGOSC

: Regulator for oscillator

RESET

: Reset input

RXD0

: Serial (UART0) data input

SCK3

: Serial (SIO3) clock input/output

SCL0

: Serial (IIC0) clock input/output

SDA0

: Serial (IIC0) data input/output

SI3

: Serial (SIO3) data input

SO3

: Serial (SIO3) data output

TI50, TI51

: 8-bit timer clock input

TO50, TO51 : 8-bit timer output

TXD0

: Serial (UART0) data output

VCOL, VCOH: Local oscillation input

VDD

: Power supply

VDDPLL

: PLL power supply

VDDPORT

: Port power supply

X1, X2

: Crystal resonator

UPD178024 数据表(PDF) 8 Page - NEC

UPD178024 数据表(HTML) 8 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载