UM0442

Hardware configuration and functionality

9/33

Following the STR750FV2 datasheet, the boot table given in Table 1 and Figure 7 could be

useful to clarify the layout.

In Table 1 above, the "0-0" configuration corresponds to the boot from the embedded

FLASH memory sector "B0F0" mapped at 0h. The configuration "0-1" corresponds to the

embedded SRAM mapped at 0h. The configuration "1-0" corresponds to the boot from the

system memory mapped at 0h. Finally the configuration "1-1" corresponds to the boot from

external SMI bank 0 mapped at 0h.

Figure 7.

Memory boot selectors and example of configuration

The configuration chosen here corresponds to the MEM memory model.

4.7

STR750FV2 pin-out

To enhance debugging features as well as the possibility to easily connect a secondary

board, the whole pin-out of the microcontroller is available to the users and located around

the microcontroller.

The pin-out is arranged around the microcontroller with 4 connectors placed one per side.

Since the LQFP100 package is used, each connector is composed of 26 pins with the last

pin as a spare for the STR750FV2 pin-out.

the power source selector is closed (see Section 4.3 for details).

To facilitate the use of this pin-out, the pin correspondence is printed close to each

connector.

Table 2 and Figure 8 show the numbering for the connector related to pin 1 to 25 (connector

JE1 in the layout). The same numbering is used for the other connectors, where the last pin

is connected for the external 5 V supply. Table 2 describes the connector/pin-out

association.

Table 1.

Boot table

Memory model

SW2 - SW1

FLASH

0–0

SRAM

0–1

MEM

1–0

SMI

1-1