| 数据搜索系统,热门电子元器件搜索 |
|
UPD17P236M2GT 数据表(PDF) 20 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD17P236M2GT 数据表(HTML) 20 Page - NEC |
|
20 / 32 page ![]() µPD17P236 20 Data Sheet U14776EJ1V0DS00 AC Characteristics (TA = –40 to +85 °C, VDD = 2.2 to 3.6 V) Item Symbol Conditions MIN. TYP. MAX. Unit CPU clock cycle time Note tCY1 3.8 33 µs (instruction execution time) tCY2 VDD = 3.0 to 3.6 V 1.9 33 µs INT high/low level width tINTH, tINTL 20 µs RESET low level lwidth tRSL 10 µs Note The CPU clock cycle time (instruction execution time) is determined by the oscillation frequency of the resonator connected and SYSCK (RF: address 02H) of the register file. The figure on the right shows the CPU clock cycle time tCY vs. supply voltage VDD characteristics. tCY vs VDD Supply voltage VDD (V) 2 1 3 4 5 6 7 8 9 10 33 40 2 01 3 4 3.8 1.9 2.2 3.6 Operation guaranteed area |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |