| 数据搜索系统,热门电子元器件搜索 |
|
AN588 数据表(PDF) 2 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN588 数据表(HTML) 2 Page - STMicroelectronics |
|
2 / 12 page ![]() AN588 APPLICATION NOTE 2/12 STMicroelectronics’ objective in developing this range of Transil arrays (ITAxxx) was to propose solutions that correspond exactly to these demands (see Annex 2: Protection Standards Applicable to Computer and Electronic Systems). These components are designed in order to protect against over-voltages result- ing from ESD or EOS that disturb data transmission lines and for which the characteristics are stated be- low: – ESD discharges have very little energy. However, they are very rapid (5/30ns waves) and present very high voltage peaks, around 15KV. The component must assure an efficient protection in dynamic behavior. Low clamping voltage levels (VCL < 30V) must be maintained in the presence of very fast transients with rise times such as 10A/ns. In this case, the performance of the protection device is not linked to the silicon but to the structure of the connections and the track lay-out of the PC board. – The EOS are longer over-voltages (1.2/50µs waves) with voltage peaks of 500V to 1KV. Because these disturbances are powerful, the protection device must be able to dissipate the power in the silicon in order to guarantee low clamping voltage levels. ITAxx, a reliable protection against ESD It has been shown that in the presence of ESD-type disturbances, standard protection devices (axial and even SMD diodes) only guarantee a protection level of about a few hundred volts. We still find at the lead level of the sensitive component to be protected the clamping voltage (VCL) to be 10 to 30V, and especially an over-voltage created by the parasitic inductances (Ldi/dt) which can reach several hundreds of volts. Figure 2 illustrates this behavior. Figure 2. Protection Against ESD DEVICE TO BE PROTECTED i LINE DEVICE TO BE PROTECTED i LINE V LL V CL CONVENTIONAL PROTECTION. EQUIVALENT CIRCUIT IN DYNAMIC BEHAVIOUR. V = V + 2 * L L : Parasitic inductance. V : Clamping Voltage. V : Residual overvoltage. CL di/dt CL |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |