数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

UM1692 数据表(PDF) 13 Page - STMicroelectronics

部件名 UM1692
功能描述  The EVAL6472H-DISC can be used together
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

UM1692 数据表(HTML) 13 Page - STMicroelectronics

Back Button UM1692 Datasheet HTML 9Page - STMicroelectronics UM1692 Datasheet HTML 10Page - STMicroelectronics UM1692 Datasheet HTML 11Page - STMicroelectronics UM1692 Datasheet HTML 12Page - STMicroelectronics UM1692 Datasheet HTML 13Page - STMicroelectronics UM1692 Datasheet HTML 14Page - STMicroelectronics UM1692 Datasheet HTML 15Page - STMicroelectronics UM1692 Datasheet HTML 16Page - STMicroelectronics UM1692 Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 42 page
background image
DocID025487 Rev 2
13/42
UM1692
General description
42
4.2.1
Charge pump
The L6472 device uses an internal charge pump for driving correctly the integrated
MOSFETs, a voltage higher than the motor power supply. The charge pump is obtained
through an oscillator and few external components.
Figure 8. Charge pump circuitry
4.2.2
Advanced current control
The following configuration gives good results with most of motors:
Minimum ON time = 4 µs.
Minimum OFF time = 21 µs.
Max. fast decay = 10 µs.
Max. fast decay at step change = 16 µs.
Target switching time = 48 µs.
Predictive current control enabled.
The impact of the timing parameters are explained in the application note AN4158: “Peak
current control with automatic decay adjustment and predictive current control: basics and
setup”.
Table 3. L6472 Recommended operating conditions
Symbol
Parameter
Test condition
Value
Unit
VDD
Logic Interface supply voltage
3.3
V
VS
Motor supply voltage
VSA = VSB = VS
8 ÷ 45
V
VOUT_diff
Differential between voltage VSA, OUTI1A, OUT2A, PGND
and VSB, OUT1B, OUT2B, PGND pins
VSA = VSB = VS
Up to 45
V
VREG in
Logic supply voltage
VREG internal
3
V
VADC
Integrated ADC input voltage range (ADCIN pin)
0 ÷ VREG
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com